{"title":"A three-step surface treatment and its impacts on electrical properties of c- and m-face GaN/Al2O3 MOS structures","authors":"Masahiro Hara , Toshihide Nabatame , Yoshihiro Irokawa , Tomomi Sawada , Manami Miyamoto , Hiromi Miura , Tsunenobu Kimoto , Yasuo Koide","doi":"10.1016/j.mssp.2025.109606","DOIUrl":null,"url":null,"abstract":"<div><div>In this study, a three-step surface treatment, composed of SiO<sub>2</sub> deposition, subsequent annealing, and SiO<sub>2</sub> removal, is adopted for the fabrication of <em>c</em>- and <em>m</em>-plane n-type GaN/Al<sub>2</sub>O<sub>3</sub> MOS structures, and the impact of the proposed process on electrical properties and its crystal face dependence are systematically investigated. While no significant changes are observed after the proposed surface treatment for <em>m</em>-face GaN, an identical process causes changes in the properties of <em>c</em>-face GaN MOS structures: an about 0.2<!--> <!-->V lower flat-band voltage (<em>V</em><sub>FB</sub>) and an about 0.2<!--> <!-->eV higher conduction band offset, associated with a change in the thickness or crystalline quality of a gallium oxide (GaO<span><math><msub><mrow></mrow><mrow><mi>x</mi></mrow></msub></math></span>) layer on the <em>c</em>-face GaN surface. The modified energy band alignment leads to a reduced gate leakage current, reducing the <em>V</em><sub>FB</sub> drift after high-field positive bias stress (4.5<!--> <!-->MV/cm) almost by half only for <em>c</em>-face GaN MOS structures. The fact that even an identical process has a crystal face-dependent impact on the properties of GaN MOS structures is important in developing the fabrication process of GaN planar and trench MOSFETs.</div></div>","PeriodicalId":18240,"journal":{"name":"Materials Science in Semiconductor Processing","volume":"196 ","pages":"Article 109606"},"PeriodicalIF":4.2000,"publicationDate":"2025-05-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Materials Science in Semiconductor Processing","FirstCategoryId":"5","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S1369800125003439","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0
Abstract
In this study, a three-step surface treatment, composed of SiO2 deposition, subsequent annealing, and SiO2 removal, is adopted for the fabrication of c- and m-plane n-type GaN/Al2O3 MOS structures, and the impact of the proposed process on electrical properties and its crystal face dependence are systematically investigated. While no significant changes are observed after the proposed surface treatment for m-face GaN, an identical process causes changes in the properties of c-face GaN MOS structures: an about 0.2 V lower flat-band voltage (VFB) and an about 0.2 eV higher conduction band offset, associated with a change in the thickness or crystalline quality of a gallium oxide (GaO) layer on the c-face GaN surface. The modified energy band alignment leads to a reduced gate leakage current, reducing the VFB drift after high-field positive bias stress (4.5 MV/cm) almost by half only for c-face GaN MOS structures. The fact that even an identical process has a crystal face-dependent impact on the properties of GaN MOS structures is important in developing the fabrication process of GaN planar and trench MOSFETs.
期刊介绍:
Materials Science in Semiconductor Processing provides a unique forum for the discussion of novel processing, applications and theoretical studies of functional materials and devices for (opto)electronics, sensors, detectors, biotechnology and green energy.
Each issue will aim to provide a snapshot of current insights, new achievements, breakthroughs and future trends in such diverse fields as microelectronics, energy conversion and storage, communications, biotechnology, (photo)catalysis, nano- and thin-film technology, hybrid and composite materials, chemical processing, vapor-phase deposition, device fabrication, and modelling, which are the backbone of advanced semiconductor processing and applications.
Coverage will include: advanced lithography for submicron devices; etching and related topics; ion implantation; damage evolution and related issues; plasma and thermal CVD; rapid thermal processing; advanced metallization and interconnect schemes; thin dielectric layers, oxidation; sol-gel processing; chemical bath and (electro)chemical deposition; compound semiconductor processing; new non-oxide materials and their applications; (macro)molecular and hybrid materials; molecular dynamics, ab-initio methods, Monte Carlo, etc.; new materials and processes for discrete and integrated circuits; magnetic materials and spintronics; heterostructures and quantum devices; engineering of the electrical and optical properties of semiconductors; crystal growth mechanisms; reliability, defect density, intrinsic impurities and defects.