Identification of mechanical responses of interconnect structures based on Bayesian regularization under board-level drop impact

IF 1.6 4区 工程技术 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC
Xu Long, Yuntao Hu
{"title":"Identification of mechanical responses of interconnect structures based on Bayesian regularization under board-level drop impact","authors":"Xu Long,&nbsp;Yuntao Hu","doi":"10.1016/j.microrel.2025.115755","DOIUrl":null,"url":null,"abstract":"<div><div>To address the challenge of directly measuring the mechanical response of critical interconnect structures in board-level packaging structures, which is complicated by the inherent complexity of electronic components, a load identification methodology is first proposed in this study. This methodology is established based on finite element (FE) analysis to accurately identify the critical failure points in the key interconnect structures of board-level packaging. Furthermore, an indirect measurement method based on Bayesian regularization is proposed for load identification to comprehensively capture the stress conditions of critical structural components in the board-level packaging structures subjected to drop impact. During the impact process, the solder joints at the corners beneath the edge areas experience the maximum stress and strain, making them more prone to failure. The normal stress in the Z-direction (<em>S</em><sub>33</sub>) perpendicular to the printed circuit board (PCB), which is the maximum stress component, is the primary cause of damage to the interconnect structure. To address the ill-posed problem in load identification, such as the instability due to the inversion of ill-conditioned matrices and sensitivity to noise, an improved Bayesian method using augmented Tikhonov regularization is introduced. The proposed method incorporates a wavelet thresholding technique to solve the problem of poor load identification accuracy under high noise levels. It adaptively determines the optimal regularization parameters during the identification process and effectively removes the noise impact on load recognition. The established response identification methodology is capable of achieving relatively small relative error (<em>RE</em>) and high correlation coefficients when identifying the mechanical response of critical interconnections in board-level packaging structures. Furthermore, both the smoothness of the response curve and the accuracy of peak value identification are ensured. The effect of varying numbers of input points on the identification results is also considered. The results show that more input points provide more effective constraints, thereby improving recognition accuracy. Under dual-input conditions, the <em>RE</em> is controlled below 8 % at medium to low noise levels, and remains below 10 % at high noise levels, providing an effective approach for effective stress analysis during the drop impact process.</div></div>","PeriodicalId":51131,"journal":{"name":"Microelectronics Reliability","volume":"170 ","pages":"Article 115755"},"PeriodicalIF":1.6000,"publicationDate":"2025-04-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Microelectronics Reliability","FirstCategoryId":"5","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S0026271425001684","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

To address the challenge of directly measuring the mechanical response of critical interconnect structures in board-level packaging structures, which is complicated by the inherent complexity of electronic components, a load identification methodology is first proposed in this study. This methodology is established based on finite element (FE) analysis to accurately identify the critical failure points in the key interconnect structures of board-level packaging. Furthermore, an indirect measurement method based on Bayesian regularization is proposed for load identification to comprehensively capture the stress conditions of critical structural components in the board-level packaging structures subjected to drop impact. During the impact process, the solder joints at the corners beneath the edge areas experience the maximum stress and strain, making them more prone to failure. The normal stress in the Z-direction (S33) perpendicular to the printed circuit board (PCB), which is the maximum stress component, is the primary cause of damage to the interconnect structure. To address the ill-posed problem in load identification, such as the instability due to the inversion of ill-conditioned matrices and sensitivity to noise, an improved Bayesian method using augmented Tikhonov regularization is introduced. The proposed method incorporates a wavelet thresholding technique to solve the problem of poor load identification accuracy under high noise levels. It adaptively determines the optimal regularization parameters during the identification process and effectively removes the noise impact on load recognition. The established response identification methodology is capable of achieving relatively small relative error (RE) and high correlation coefficients when identifying the mechanical response of critical interconnections in board-level packaging structures. Furthermore, both the smoothness of the response curve and the accuracy of peak value identification are ensured. The effect of varying numbers of input points on the identification results is also considered. The results show that more input points provide more effective constraints, thereby improving recognition accuracy. Under dual-input conditions, the RE is controlled below 8 % at medium to low noise levels, and remains below 10 % at high noise levels, providing an effective approach for effective stress analysis during the drop impact process.
基于贝叶斯正则化的板级跌落冲击下互连结构力学响应识别
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
Microelectronics Reliability
Microelectronics Reliability 工程技术-工程:电子与电气
CiteScore
3.30
自引率
12.50%
发文量
342
审稿时长
68 days
期刊介绍: Microelectronics Reliability, is dedicated to disseminating the latest research results and related information on the reliability of microelectronic devices, circuits and systems, from materials, process and manufacturing, to design, testing and operation. The coverage of the journal includes the following topics: measurement, understanding and analysis; evaluation and prediction; modelling and simulation; methodologies and mitigation. Papers which combine reliability with other important areas of microelectronics engineering, such as design, fabrication, integration, testing, and field operation will also be welcome, and practical papers reporting case studies in the field and specific application domains are particularly encouraged. Most accepted papers will be published as Research Papers, describing significant advances and completed work. Papers reviewing important developing topics of general interest may be accepted for publication as Review Papers. Urgent communications of a more preliminary nature and short reports on completed practical work of current interest may be considered for publication as Research Notes. All contributions are subject to peer review by leading experts in the field.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信