High-Efficiency Extraction Method for Thermal Network Model of Advanced Electronic Packages

IF 2.3 3区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC
Ian Hu;Yu-Chih Kuo;Tian-Shiang Yang
{"title":"High-Efficiency Extraction Method for Thermal Network Model of Advanced Electronic Packages","authors":"Ian Hu;Yu-Chih Kuo;Tian-Shiang Yang","doi":"10.1109/TCPMT.2025.3547229","DOIUrl":null,"url":null,"abstract":"To reduce the number of grids in numerical computations that involve multiple length scales, a compact thermal model of an electronic package is widely used for electronic system thermal design. This study was conducted according to development of libraries of physical models for an integrated design environment (DELPHI) procedure and extended to dual-chip application. A flip-chip chip-scale package (FCCSP) containing a single or dual chip was chosen as the test vehicle. A domain-knowledge-assisted sequential least-squares programming (SLSQP) technique is used to minimize the objective function; meanwhile, the genetic algorithm (GA) technique is used for comparison. This study examines how to use domain knowledge on initial condition settings when using SLSQP and how to increase spatial resolution to improve the network models effectively. It is found that using calculated 1-D thermal resistances as the initial estimates of the critical thermal resistance parameters can increase the accuracy of the network model training by SLSQP, which has accuracy similar to GA and much better computational efficiency. This study also demonstrates that the network model can be improved by systematically increasing its spatial resolution of the main heat dissipation path based on the errors observed in primary attempts, which has more benefits than increasing the spatial resolution of the surface having a larger temperature difference.","PeriodicalId":13085,"journal":{"name":"IEEE Transactions on Components, Packaging and Manufacturing Technology","volume":"15 4","pages":"716-724"},"PeriodicalIF":2.3000,"publicationDate":"2025-03-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Components, Packaging and Manufacturing Technology","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10908880/","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

To reduce the number of grids in numerical computations that involve multiple length scales, a compact thermal model of an electronic package is widely used for electronic system thermal design. This study was conducted according to development of libraries of physical models for an integrated design environment (DELPHI) procedure and extended to dual-chip application. A flip-chip chip-scale package (FCCSP) containing a single or dual chip was chosen as the test vehicle. A domain-knowledge-assisted sequential least-squares programming (SLSQP) technique is used to minimize the objective function; meanwhile, the genetic algorithm (GA) technique is used for comparison. This study examines how to use domain knowledge on initial condition settings when using SLSQP and how to increase spatial resolution to improve the network models effectively. It is found that using calculated 1-D thermal resistances as the initial estimates of the critical thermal resistance parameters can increase the accuracy of the network model training by SLSQP, which has accuracy similar to GA and much better computational efficiency. This study also demonstrates that the network model can be improved by systematically increasing its spatial resolution of the main heat dissipation path based on the errors observed in primary attempts, which has more benefits than increasing the spatial resolution of the surface having a larger temperature difference.
求助全文
约1分钟内获得全文 求助全文
来源期刊
IEEE Transactions on Components, Packaging and Manufacturing Technology
IEEE Transactions on Components, Packaging and Manufacturing Technology ENGINEERING, MANUFACTURING-ENGINEERING, ELECTRICAL & ELECTRONIC
CiteScore
4.70
自引率
13.60%
发文量
203
审稿时长
3 months
期刊介绍: IEEE Transactions on Components, Packaging, and Manufacturing Technology publishes research and application articles on modeling, design, building blocks, technical infrastructure, and analysis underpinning electronic, photonic and MEMS packaging, in addition to new developments in passive components, electrical contacts and connectors, thermal management, and device reliability; as well as the manufacture of electronics parts and assemblies, with broad coverage of design, factory modeling, assembly methods, quality, product robustness, and design-for-environment.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信