Soobin An;Junhyeong Park;Jin Kyu Lee;Kyeong-Soo Kang;Ji-Hwan Park;Yuseong Jang;Soo-Yeon Lee
{"title":"Extraction of Subgap Density of States in Amorphous In–Ga–Zn–O Thin-Film Transistors by Measuring Capacitor-on-Gate Structure","authors":"Soobin An;Junhyeong Park;Jin Kyu Lee;Kyeong-Soo Kang;Ji-Hwan Park;Yuseong Jang;Soo-Yeon Lee","doi":"10.1109/TED.2025.3545603","DOIUrl":null,"url":null,"abstract":"A new field-effect method for extracting subgap density of states (DOS) using a capacitor-on-gate structure, which requires only two transfer curves measured at room temperature, is proposed. The capacitor-on-gate structure consists of a capacitor connected to the gate node of amorphous In-Ga–Zn-O (a-IGZO) thin-film transistor (TFT). When the gate is directly swept and indirectly swept through the capacitor terminal, flat band voltage and the relationship between surface potential and gate voltage, which are crucial boundary conditions for DOS extraction, can be obtained through the I-V characteristics. The proposed method successfully obtained DOS with a profile similar to previous reports from the fabricated capacitor-on-gate structure.","PeriodicalId":13092,"journal":{"name":"IEEE Transactions on Electron Devices","volume":"72 4","pages":"1809-1814"},"PeriodicalIF":2.9000,"publicationDate":"2025-03-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Electron Devices","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10909583/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0
Abstract
A new field-effect method for extracting subgap density of states (DOS) using a capacitor-on-gate structure, which requires only two transfer curves measured at room temperature, is proposed. The capacitor-on-gate structure consists of a capacitor connected to the gate node of amorphous In-Ga–Zn-O (a-IGZO) thin-film transistor (TFT). When the gate is directly swept and indirectly swept through the capacitor terminal, flat band voltage and the relationship between surface potential and gate voltage, which are crucial boundary conditions for DOS extraction, can be obtained through the I-V characteristics. The proposed method successfully obtained DOS with a profile similar to previous reports from the fabricated capacitor-on-gate structure.
期刊介绍:
IEEE Transactions on Electron Devices publishes original and significant contributions relating to the theory, modeling, design, performance and reliability of electron and ion integrated circuit devices and interconnects, involving insulators, metals, organic materials, micro-plasmas, semiconductors, quantum-effect structures, vacuum devices, and emerging materials with applications in bioelectronics, biomedical electronics, computation, communications, displays, microelectromechanics, imaging, micro-actuators, nanoelectronics, optoelectronics, photovoltaics, power ICs and micro-sensors. Tutorial and review papers on these subjects are also published and occasional special issues appear to present a collection of papers which treat particular areas in more depth and breadth.