Demonstration of High Transconductance Gate-All-Around Transistors Using Negative Capacitance ‘Super High-K’ Gate Stack

IF 4.1 2区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC
Jong Ho Park;Nirmaan Shanker;Suraj Cheema;Shang-Lin Hsu;Aditya Varma;Chia-Chun Lee;Chirag Garg;Urmita Siker;Li-Chen Wang;Chenming Hu;Sayeef Salahuddin
{"title":"Demonstration of High Transconductance Gate-All-Around Transistors Using Negative Capacitance ‘Super High-K’ Gate Stack","authors":"Jong Ho Park;Nirmaan Shanker;Suraj Cheema;Shang-Lin Hsu;Aditya Varma;Chia-Chun Lee;Chirag Garg;Urmita Siker;Li-Chen Wang;Chenming Hu;Sayeef Salahuddin","doi":"10.1109/LED.2025.3541547","DOIUrl":null,"url":null,"abstract":"We demonstrate a gate all around (GAA) negative capacitance FET (NCFET). The device provides an equivalent oxide thickness (EOT) of 6.5Å with unscavenged SiO2 interlayer (IL), and a high transconductance of 2.15 mS/<inline-formula> <tex-math>$\\mu $ </tex-math></inline-formula>m for L<inline-formula> <tex-math>${_{\\text {eff}}} =45$ </tex-math></inline-formula> nm, matching and exceeding what has been reported for MOSFETs with much shorter gate lengths and similar gate stack thickness. Our results demonstrate feasibility of negative capacitance gate stack in a GAA geometry for enhanced gate control, scaling, and performance.","PeriodicalId":13198,"journal":{"name":"IEEE Electron Device Letters","volume":"46 4","pages":"533-536"},"PeriodicalIF":4.1000,"publicationDate":"2025-02-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Electron Device Letters","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10884970/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

We demonstrate a gate all around (GAA) negative capacitance FET (NCFET). The device provides an equivalent oxide thickness (EOT) of 6.5Å with unscavenged SiO2 interlayer (IL), and a high transconductance of 2.15 mS/ $\mu $ m for L ${_{\text {eff}}} =45$ nm, matching and exceeding what has been reported for MOSFETs with much shorter gate lengths and similar gate stack thickness. Our results demonstrate feasibility of negative capacitance gate stack in a GAA geometry for enhanced gate control, scaling, and performance.
求助全文
约1分钟内获得全文 求助全文
来源期刊
IEEE Electron Device Letters
IEEE Electron Device Letters 工程技术-工程:电子与电气
CiteScore
8.20
自引率
10.20%
发文量
551
审稿时长
1.4 months
期刊介绍: IEEE Electron Device Letters publishes original and significant contributions relating to the theory, modeling, design, performance and reliability of electron and ion integrated circuit devices and interconnects, involving insulators, metals, organic materials, micro-plasmas, semiconductors, quantum-effect structures, vacuum devices, and emerging materials with applications in bioelectronics, biomedical electronics, computation, communications, displays, microelectromechanics, imaging, micro-actuators, nanoelectronics, optoelectronics, photovoltaics, power ICs and micro-sensors.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信