{"title":"Comprehensive TCAD-Based Single Event Effect Study of TFET-Based 1T DRAM and Crossbar Memory Array","authors":"Dhananjay Prakash;Neha Kamal;Avinash Lahgere","doi":"10.1109/TDMR.2025.3528903","DOIUrl":null,"url":null,"abstract":"In this paper, a comprehensive TCAD-based single event effect (SEE) study on tunnel field effect transistor (TFET) based one transistor dynamic random access memory (1T DRAM) and crossbar memory array is demonstrated through well-calibrated 2-D TCAD simulations. The simulation study reveals that the regions near Gate 2 are more susceptible to SEE. In addition, in comparison to without SEE, when a high energy particle (HEP) strikes the device, the read “1” (R1) current remains the same, however, the read “0” (R0) current increases <inline-formula> <tex-math>$\\sim ~10\\times $ </tex-math></inline-formula> at 358 K. As a result, the read current ratio (IR1/I<inline-formula> <tex-math>$_{\\mathrm {R0}}$ </tex-math></inline-formula>) and the sense margin (SM) decreases. The IR1/IR0 ratio with SEE is found to be <inline-formula> <tex-math>$\\sim ~10^{2}$ </tex-math></inline-formula>, which is <inline-formula> <tex-math>$10\\times $ </tex-math></inline-formula> lower than ratio without SEE. In addition, the impact of various parameters such as linear energy transfer (LET), HEP strike time, HEP strike moment, and HEP radius on TFET-based 1T DRAM performance is also evaluated. Moreover, for a 2 x 2 crossbar memory array, the combination of SEE with word line disturbance mechanism causes <inline-formula> <tex-math>$\\sim ~10\\times $ </tex-math></inline-formula> reduction in the R1 current at 358 K. Our findings will pave the way for further exploration and designing radiation-hardened TFET-based 1T DRAM for future low-power space applications.","PeriodicalId":448,"journal":{"name":"IEEE Transactions on Device and Materials Reliability","volume":"25 1","pages":"156-162"},"PeriodicalIF":2.5000,"publicationDate":"2025-01-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Device and Materials Reliability","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10839069/","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0
Abstract
In this paper, a comprehensive TCAD-based single event effect (SEE) study on tunnel field effect transistor (TFET) based one transistor dynamic random access memory (1T DRAM) and crossbar memory array is demonstrated through well-calibrated 2-D TCAD simulations. The simulation study reveals that the regions near Gate 2 are more susceptible to SEE. In addition, in comparison to without SEE, when a high energy particle (HEP) strikes the device, the read “1” (R1) current remains the same, however, the read “0” (R0) current increases $\sim ~10\times $ at 358 K. As a result, the read current ratio (IR1/I$_{\mathrm {R0}}$ ) and the sense margin (SM) decreases. The IR1/IR0 ratio with SEE is found to be $\sim ~10^{2}$ , which is $10\times $ lower than ratio without SEE. In addition, the impact of various parameters such as linear energy transfer (LET), HEP strike time, HEP strike moment, and HEP radius on TFET-based 1T DRAM performance is also evaluated. Moreover, for a 2 x 2 crossbar memory array, the combination of SEE with word line disturbance mechanism causes $\sim ~10\times $ reduction in the R1 current at 358 K. Our findings will pave the way for further exploration and designing radiation-hardened TFET-based 1T DRAM for future low-power space applications.
期刊介绍:
The scope of the publication includes, but is not limited to Reliability of: Devices, Materials, Processes, Interfaces, Integrated Microsystems (including MEMS & Sensors), Transistors, Technology (CMOS, BiCMOS, etc.), Integrated Circuits (IC, SSI, MSI, LSI, ULSI, ELSI, etc.), Thin Film Transistor Applications. The measurement and understanding of the reliability of such entities at each phase, from the concept stage through research and development and into manufacturing scale-up, provides the overall database on the reliability of the devices, materials, processes, package and other necessities for the successful introduction of a product to market. This reliability database is the foundation for a quality product, which meets customer expectation. A product so developed has high reliability. High quality will be achieved because product weaknesses will have been found (root cause analysis) and designed out of the final product. This process of ever increasing reliability and quality will result in a superior product. In the end, reliability and quality are not one thing; but in a sense everything, which can be or has to be done to guarantee that the product successfully performs in the field under customer conditions. Our goal is to capture these advances. An additional objective is to focus cross fertilized communication in the state of the art of reliability of electronic materials and devices and provide fundamental understanding of basic phenomena that affect reliability. In addition, the publication is a forum for interdisciplinary studies on reliability. An overall goal is to provide leading edge/state of the art information, which is critically relevant to the creation of reliable products.