A novel room-temperature surface Si3N4 patterned As+ ion implant solution to wafer warpagemodulation in 3D NAND flash fabrication

IF 4.2 3区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC
Kun Zhang , Xiaomin Cheng , Xiangshui Miao , Zhiliang Xia
{"title":"A novel room-temperature surface Si3N4 patterned As+ ion implant solution to wafer warpagemodulation in 3D NAND flash fabrication","authors":"Kun Zhang ,&nbsp;Xiaomin Cheng ,&nbsp;Xiangshui Miao ,&nbsp;Zhiliang Xia","doi":"10.1016/j.mssp.2025.109467","DOIUrl":null,"url":null,"abstract":"<div><div>Wafer warpage is one of the most critical challenges for 3D NAND flash fabrication. In this study, room temperature patterned ion implant with various width is applied to release the stress in plasma enhanced chemical vapor deposition (PECVD) fabricated Si<sub>3</sub>N<sub>4</sub> film for curl-shape wafer warpage modulation. The implant pattern method can be used to precisely control the local stress in Si<sub>3</sub>N<sub>4</sub> films, and thus the 2D (top-view) and 3D wafer profile can be flexibly adjusted from curl-shape to flat. The properties, microstructure, film stress and wafer warpage of Si<sub>3</sub>N<sub>4</sub> film before and after implant are analysed by patterned wafer geometry (PWG), Transmission Electron Microscope (TEM), Fourier-transform infrared spectroscopy (FTIR), Electron Paramagnetic Resonance (EPR), X-ray Photoelectron Spectroscopy (XPS), atomic force microscopy (AFM) and nanoindentation. From these analyses, we conclude that the improvement of wafer warpage is related to stress compensation between the implant and non-implant regions. The stress compensation mechanism in PECVD fabricated Si<sub>3</sub>N<sub>4</sub> film is attributed to breaking of Si-N, Si-H and N-H bonds in Si<sub>3</sub>N<sub>4</sub> film which induces a stress difference between the implant and non-implant regions, ultimately, the film stress on the front and back (Si<sub>3</sub>N<sub>4</sub>) of 3D NAND can be balanced, causing the wafer warpage change of 3D NAND flash from curl-shape to flat. Since ion implantation is performed at room temperature and can improve the wafer surface roughness, ion implantation is helpful for both the reliability of device and the subsequent process of 3D NAND flash. It is first time reported that a novel room-temperature patterned ion implant method can be used to adjust the local stress and regulate the wafer warpage in 3D NAND flash fabrication.</div></div>","PeriodicalId":18240,"journal":{"name":"Materials Science in Semiconductor Processing","volume":"192 ","pages":"Article 109467"},"PeriodicalIF":4.2000,"publicationDate":"2025-03-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Materials Science in Semiconductor Processing","FirstCategoryId":"5","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S1369800125002045","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

Wafer warpage is one of the most critical challenges for 3D NAND flash fabrication. In this study, room temperature patterned ion implant with various width is applied to release the stress in plasma enhanced chemical vapor deposition (PECVD) fabricated Si3N4 film for curl-shape wafer warpage modulation. The implant pattern method can be used to precisely control the local stress in Si3N4 films, and thus the 2D (top-view) and 3D wafer profile can be flexibly adjusted from curl-shape to flat. The properties, microstructure, film stress and wafer warpage of Si3N4 film before and after implant are analysed by patterned wafer geometry (PWG), Transmission Electron Microscope (TEM), Fourier-transform infrared spectroscopy (FTIR), Electron Paramagnetic Resonance (EPR), X-ray Photoelectron Spectroscopy (XPS), atomic force microscopy (AFM) and nanoindentation. From these analyses, we conclude that the improvement of wafer warpage is related to stress compensation between the implant and non-implant regions. The stress compensation mechanism in PECVD fabricated Si3N4 film is attributed to breaking of Si-N, Si-H and N-H bonds in Si3N4 film which induces a stress difference between the implant and non-implant regions, ultimately, the film stress on the front and back (Si3N4) of 3D NAND can be balanced, causing the wafer warpage change of 3D NAND flash from curl-shape to flat. Since ion implantation is performed at room temperature and can improve the wafer surface roughness, ion implantation is helpful for both the reliability of device and the subsequent process of 3D NAND flash. It is first time reported that a novel room-temperature patterned ion implant method can be used to adjust the local stress and regulate the wafer warpage in 3D NAND flash fabrication.
求助全文
约1分钟内获得全文 求助全文
来源期刊
Materials Science in Semiconductor Processing
Materials Science in Semiconductor Processing 工程技术-材料科学:综合
CiteScore
8.00
自引率
4.90%
发文量
780
审稿时长
42 days
期刊介绍: Materials Science in Semiconductor Processing provides a unique forum for the discussion of novel processing, applications and theoretical studies of functional materials and devices for (opto)electronics, sensors, detectors, biotechnology and green energy. Each issue will aim to provide a snapshot of current insights, new achievements, breakthroughs and future trends in such diverse fields as microelectronics, energy conversion and storage, communications, biotechnology, (photo)catalysis, nano- and thin-film technology, hybrid and composite materials, chemical processing, vapor-phase deposition, device fabrication, and modelling, which are the backbone of advanced semiconductor processing and applications. Coverage will include: advanced lithography for submicron devices; etching and related topics; ion implantation; damage evolution and related issues; plasma and thermal CVD; rapid thermal processing; advanced metallization and interconnect schemes; thin dielectric layers, oxidation; sol-gel processing; chemical bath and (electro)chemical deposition; compound semiconductor processing; new non-oxide materials and their applications; (macro)molecular and hybrid materials; molecular dynamics, ab-initio methods, Monte Carlo, etc.; new materials and processes for discrete and integrated circuits; magnetic materials and spintronics; heterostructures and quantum devices; engineering of the electrical and optical properties of semiconductors; crystal growth mechanisms; reliability, defect density, intrinsic impurities and defects.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信