Cheng-Yi Yang , Chia-He Chang , YewChung Sermon Wu , Kun-Lin Lin , Abhijeet Joshi , Bulent M. Basol
{"title":"Electrical properties of doped silicon without P-N junction using micro-mesa shrinking patterns and differential Hall effect metrology","authors":"Cheng-Yi Yang , Chia-He Chang , YewChung Sermon Wu , Kun-Lin Lin , Abhijeet Joshi , Bulent M. Basol","doi":"10.1016/j.mssp.2025.109446","DOIUrl":null,"url":null,"abstract":"<div><div>Phosphorus (P) doped into n-type and p-type silicon (Si) yielded sample structures with and without a P-N junction. These samples were employed to evaluate electrical properties such as carrier dose, mobility, and sheet resistance using test patterns of various sizes for Differential Hall Effect Metrology (DHEM) measurements. Doped samples without P-N junctions provided inaccurate results compared to those with P-N junctions due to current leakage issues when standard mm-size patterns were used. The active ratio was found to be 57.4 % for samples with P-N junctions but it decreased significantly to 3.7 % for samples without the P-N junctions. Similarly, in DHEM depth profiles employing the standard size test pattern, the active ratio was 70.7 % for P-N junction samples and dropped to 3.7 % for those without. Using the micro-mesa shrinking test pattern, with mesa structures smaller than 25 μm in length, enabled accurate measurements of doped samples without P-N junctions. The electrical current depth was determined to be approximately 25–31 nm for P-doped n- and p-Si with a dose of ∼2E+15 atoms/cm<sup>2</sup> after RTA annealing. This study demonstrates that the combination of micro-mesa shrinking patterns and DHEM can reliably measure and evaluate the electrical properties of doped samples without P-N junctions.</div></div>","PeriodicalId":18240,"journal":{"name":"Materials Science in Semiconductor Processing","volume":"192 ","pages":"Article 109446"},"PeriodicalIF":4.2000,"publicationDate":"2025-03-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Materials Science in Semiconductor Processing","FirstCategoryId":"5","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S1369800125001830","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0
Abstract
Phosphorus (P) doped into n-type and p-type silicon (Si) yielded sample structures with and without a P-N junction. These samples were employed to evaluate electrical properties such as carrier dose, mobility, and sheet resistance using test patterns of various sizes for Differential Hall Effect Metrology (DHEM) measurements. Doped samples without P-N junctions provided inaccurate results compared to those with P-N junctions due to current leakage issues when standard mm-size patterns were used. The active ratio was found to be 57.4 % for samples with P-N junctions but it decreased significantly to 3.7 % for samples without the P-N junctions. Similarly, in DHEM depth profiles employing the standard size test pattern, the active ratio was 70.7 % for P-N junction samples and dropped to 3.7 % for those without. Using the micro-mesa shrinking test pattern, with mesa structures smaller than 25 μm in length, enabled accurate measurements of doped samples without P-N junctions. The electrical current depth was determined to be approximately 25–31 nm for P-doped n- and p-Si with a dose of ∼2E+15 atoms/cm2 after RTA annealing. This study demonstrates that the combination of micro-mesa shrinking patterns and DHEM can reliably measure and evaluate the electrical properties of doped samples without P-N junctions.
期刊介绍:
Materials Science in Semiconductor Processing provides a unique forum for the discussion of novel processing, applications and theoretical studies of functional materials and devices for (opto)electronics, sensors, detectors, biotechnology and green energy.
Each issue will aim to provide a snapshot of current insights, new achievements, breakthroughs and future trends in such diverse fields as microelectronics, energy conversion and storage, communications, biotechnology, (photo)catalysis, nano- and thin-film technology, hybrid and composite materials, chemical processing, vapor-phase deposition, device fabrication, and modelling, which are the backbone of advanced semiconductor processing and applications.
Coverage will include: advanced lithography for submicron devices; etching and related topics; ion implantation; damage evolution and related issues; plasma and thermal CVD; rapid thermal processing; advanced metallization and interconnect schemes; thin dielectric layers, oxidation; sol-gel processing; chemical bath and (electro)chemical deposition; compound semiconductor processing; new non-oxide materials and their applications; (macro)molecular and hybrid materials; molecular dynamics, ab-initio methods, Monte Carlo, etc.; new materials and processes for discrete and integrated circuits; magnetic materials and spintronics; heterostructures and quantum devices; engineering of the electrical and optical properties of semiconductors; crystal growth mechanisms; reliability, defect density, intrinsic impurities and defects.