Seonchang Kim, Huiseung Kim, Suhyeon Park, Dawon Lee, Roy Byung Kyu Chung
{"title":"Enhanced SnO2 FETs via selective area fluorine doping","authors":"Seonchang Kim, Huiseung Kim, Suhyeon Park, Dawon Lee, Roy Byung Kyu Chung","doi":"10.1016/j.mssp.2025.109421","DOIUrl":null,"url":null,"abstract":"<div><div>In this study, a selective fluorine (F) doping process was developed to enhance the performance of field-effect transistors (FETs) with SnO<sub>2</sub> channels deposited by thermal atomic layer deposition. The fluorination process was applied selectively to the source (S) and drain (D) regions of the SnO<sub>2</sub> FETs. Fluorination of the S/D regions before the annealing step of the SnO<sub>2</sub> channel resulted in a significant improvement in specific contact resistivity (ρ<sub>c</sub>), reducing it from 1.1 × 10<sup>−2</sup> to 3.1 × 10<sup>−3</sup> Ω cm<sup>2</sup> - more than a threefold enhancement compared to SnO<sub>2</sub> FETs without S/D fluorination. However, in this case, the SnO<sub>2</sub> channel could not be modulated, likely due to the diffusion of F ions into the channel during the annealing process. When fluorination was applied to the annealed SnO<sub>2</sub> channel, an on/off ratio of 2.4 × 10<sup>8</sup> was achieved. However, ρ<sub>c</sub> was 9.1 × 10<sup>−3</sup> Ω cm<sup>2</sup>, showing only a 15 % improvement compared to untreated SnO<sub>2</sub> FETs. To address this limitation, a two-step approach was developed for SnO<sub>2</sub> FETs, in which F-doped S/D regions were formed prior to depositing the SnO<sub>2</sub> channel. This approach yielded stable channel modulation with an on/off ratio > 10<sup>8</sup>, along with a significant enhancement in field-effect mobility, increasing from 10.4 to 25.3 cm<sup>2</sup>/V·s. Furthermore, the entire process was conducted at 400 °C or below, demonstrating its potential for enabling high-performance oxide transistors compatible with low temperature processes.</div></div>","PeriodicalId":18240,"journal":{"name":"Materials Science in Semiconductor Processing","volume":"192 ","pages":"Article 109421"},"PeriodicalIF":4.2000,"publicationDate":"2025-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Materials Science in Semiconductor Processing","FirstCategoryId":"5","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S1369800125001581","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0
Abstract
In this study, a selective fluorine (F) doping process was developed to enhance the performance of field-effect transistors (FETs) with SnO2 channels deposited by thermal atomic layer deposition. The fluorination process was applied selectively to the source (S) and drain (D) regions of the SnO2 FETs. Fluorination of the S/D regions before the annealing step of the SnO2 channel resulted in a significant improvement in specific contact resistivity (ρc), reducing it from 1.1 × 10−2 to 3.1 × 10−3 Ω cm2 - more than a threefold enhancement compared to SnO2 FETs without S/D fluorination. However, in this case, the SnO2 channel could not be modulated, likely due to the diffusion of F ions into the channel during the annealing process. When fluorination was applied to the annealed SnO2 channel, an on/off ratio of 2.4 × 108 was achieved. However, ρc was 9.1 × 10−3 Ω cm2, showing only a 15 % improvement compared to untreated SnO2 FETs. To address this limitation, a two-step approach was developed for SnO2 FETs, in which F-doped S/D regions were formed prior to depositing the SnO2 channel. This approach yielded stable channel modulation with an on/off ratio > 108, along with a significant enhancement in field-effect mobility, increasing from 10.4 to 25.3 cm2/V·s. Furthermore, the entire process was conducted at 400 °C or below, demonstrating its potential for enabling high-performance oxide transistors compatible with low temperature processes.
期刊介绍:
Materials Science in Semiconductor Processing provides a unique forum for the discussion of novel processing, applications and theoretical studies of functional materials and devices for (opto)electronics, sensors, detectors, biotechnology and green energy.
Each issue will aim to provide a snapshot of current insights, new achievements, breakthroughs and future trends in such diverse fields as microelectronics, energy conversion and storage, communications, biotechnology, (photo)catalysis, nano- and thin-film technology, hybrid and composite materials, chemical processing, vapor-phase deposition, device fabrication, and modelling, which are the backbone of advanced semiconductor processing and applications.
Coverage will include: advanced lithography for submicron devices; etching and related topics; ion implantation; damage evolution and related issues; plasma and thermal CVD; rapid thermal processing; advanced metallization and interconnect schemes; thin dielectric layers, oxidation; sol-gel processing; chemical bath and (electro)chemical deposition; compound semiconductor processing; new non-oxide materials and their applications; (macro)molecular and hybrid materials; molecular dynamics, ab-initio methods, Monte Carlo, etc.; new materials and processes for discrete and integrated circuits; magnetic materials and spintronics; heterostructures and quantum devices; engineering of the electrical and optical properties of semiconductors; crystal growth mechanisms; reliability, defect density, intrinsic impurities and defects.