A multi-stage neural network I-V and C-V BSIM-CMG model global parameter extractor for advanced GAAFET technologies

IF 1.4 4区 物理与天体物理 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC
Jen-Hao Chen , Fredo Chavez , Chien-Ting Tung , Sourabh Khandelwal , Chenming Hu
{"title":"A multi-stage neural network I-V and C-V BSIM-CMG model global parameter extractor for advanced GAAFET technologies","authors":"Jen-Hao Chen ,&nbsp;Fredo Chavez ,&nbsp;Chien-Ting Tung ,&nbsp;Sourabh Khandelwal ,&nbsp;Chenming Hu","doi":"10.1016/j.sse.2025.109081","DOIUrl":null,"url":null,"abstract":"<div><div>A I-V and C-V parameter extraction methodology with various gate lengths utilizing a multi-stage neural network is proposed. This multi-stage neural network contains four networks focusing on extracting parameters from four different regions in transistor’s characteristics, enabling a machine to emulate human’s parameter extraction strategy. This methodology begins with the generation of a training dataset through Monte Carlo simulation, varying 53 selected IV and CV BSIM-CMG model parameters. With each Monte Carlo-selected parameter set, the I-V, transconductance, output conductance and C-V characteristics of seven different GAAFETs with different gate lengths ranging from 9 nm to 389 nm are generated. This multi-stage neural network is trained with the GAAFETs’ characteristics as the input and the 53 model parameters as the output. After training, TCAD-generated GAAFET I-V, conductance and C-V data with various gate lengths are used to test this neural network parameter extractor’s ability of extracting BSIM-CMG model parameters that generate data accurately fitting the TCAD IV and CV data. It is demonstrated that this parameter extraction neural network can extract BSIM-CMG model parameters’ value for GAAFETs within few seconds.</div></div>","PeriodicalId":21909,"journal":{"name":"Solid-state Electronics","volume":"226 ","pages":"Article 109081"},"PeriodicalIF":1.4000,"publicationDate":"2025-02-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Solid-state Electronics","FirstCategoryId":"101","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S0038110125000267","RegionNum":4,"RegionCategory":"物理与天体物理","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

A I-V and C-V parameter extraction methodology with various gate lengths utilizing a multi-stage neural network is proposed. This multi-stage neural network contains four networks focusing on extracting parameters from four different regions in transistor’s characteristics, enabling a machine to emulate human’s parameter extraction strategy. This methodology begins with the generation of a training dataset through Monte Carlo simulation, varying 53 selected IV and CV BSIM-CMG model parameters. With each Monte Carlo-selected parameter set, the I-V, transconductance, output conductance and C-V characteristics of seven different GAAFETs with different gate lengths ranging from 9 nm to 389 nm are generated. This multi-stage neural network is trained with the GAAFETs’ characteristics as the input and the 53 model parameters as the output. After training, TCAD-generated GAAFET I-V, conductance and C-V data with various gate lengths are used to test this neural network parameter extractor’s ability of extracting BSIM-CMG model parameters that generate data accurately fitting the TCAD IV and CV data. It is demonstrated that this parameter extraction neural network can extract BSIM-CMG model parameters’ value for GAAFETs within few seconds.
求助全文
约1分钟内获得全文 求助全文
来源期刊
Solid-state Electronics
Solid-state Electronics 物理-工程:电子与电气
CiteScore
3.00
自引率
5.90%
发文量
212
审稿时长
3 months
期刊介绍: It is the aim of this journal to bring together in one publication outstanding papers reporting new and original work in the following areas: (1) applications of solid-state physics and technology to electronics and optoelectronics, including theory and device design; (2) optical, electrical, morphological characterization techniques and parameter extraction of devices; (3) fabrication of semiconductor devices, and also device-related materials growth, measurement and evaluation; (4) the physics and modeling of submicron and nanoscale microelectronic and optoelectronic devices, including processing, measurement, and performance evaluation; (5) applications of numerical methods to the modeling and simulation of solid-state devices and processes; and (6) nanoscale electronic and optoelectronic devices, photovoltaics, sensors, and MEMS based on semiconductor and alternative electronic materials; (7) synthesis and electrooptical properties of materials for novel devices.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信