Implications of Dielectric Phases in Ferroelectric HfO$_{2}$ Films on the Performance of Negative Capacitance FETs

IF 2.1 4区 工程技术 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC
Mayuri Sritharan;Hyunjae Lee;Michael Spinazze;Youngki Yoon
{"title":"Implications of Dielectric Phases in Ferroelectric HfO$_{2}$ Films on the Performance of Negative Capacitance FETs","authors":"Mayuri Sritharan;Hyunjae Lee;Michael Spinazze;Youngki Yoon","doi":"10.1109/TNANO.2025.3531552","DOIUrl":null,"url":null,"abstract":"Non-homogeneous orthorhombic phase in doped ferroelectric (FE) HfO<inline-formula><tex-math>$_{2}$</tex-math></inline-formula> film presents challenges towards the optimization and performance predictability of negative capacitance (NC) field-effect transistor (FET) performance. We set out to understand the consequences of these dielectric (DE) phases in doped FE-HfO<inline-formula><tex-math>$_{2}$</tex-math></inline-formula> on steep-switching device performance through self-consistent quantum transport simulations. Firstly, we consider a fixed DE phase study to understand how the position, percentage, and number of phase components alter the switching characteristics. Then, to predict device performance variation, we conduct a statistical analysis using a large number of randomly distributed DE phase profiles. We find that DE phases positioned near the center of the potential barrier exert the most significant impact on device performance by lowering the top-of-the-barrier, while those closer to the drain have minimal influence on carrier transport and current. While DE phases in the FE layer degrade the subthreshold swing, they also favorably narrow the hysteretic window, which presents opportunities for optimization in logic devices. Through dimensional scaling and statistical analysis, we demonstrate how optimized performance can be achieved even with large variations in device performance.","PeriodicalId":449,"journal":{"name":"IEEE Transactions on Nanotechnology","volume":"24 ","pages":"67-72"},"PeriodicalIF":2.1000,"publicationDate":"2025-01-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Nanotechnology","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10845184/","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

Non-homogeneous orthorhombic phase in doped ferroelectric (FE) HfO$_{2}$ film presents challenges towards the optimization and performance predictability of negative capacitance (NC) field-effect transistor (FET) performance. We set out to understand the consequences of these dielectric (DE) phases in doped FE-HfO$_{2}$ on steep-switching device performance through self-consistent quantum transport simulations. Firstly, we consider a fixed DE phase study to understand how the position, percentage, and number of phase components alter the switching characteristics. Then, to predict device performance variation, we conduct a statistical analysis using a large number of randomly distributed DE phase profiles. We find that DE phases positioned near the center of the potential barrier exert the most significant impact on device performance by lowering the top-of-the-barrier, while those closer to the drain have minimal influence on carrier transport and current. While DE phases in the FE layer degrade the subthreshold swing, they also favorably narrow the hysteretic window, which presents opportunities for optimization in logic devices. Through dimensional scaling and statistical analysis, we demonstrate how optimized performance can be achieved even with large variations in device performance.
铁电HfO$_{2}$薄膜中介电相对负电容场效应管性能的影响
掺杂铁电(FE) HfO$_{2}$薄膜中的非均匀正交相对负电容场效应晶体管(FET)性能的优化和性能可预测性提出了挑战。通过自一致量子输运模拟,我们开始了解掺杂FE-HfO中这些介电(DE)相对陡峭开关器件性能的影响。首先,我们考虑一个固定DE相位研究,以了解相位分量的位置、百分比和数量如何改变开关特性。然后,为了预测器件性能变化,我们使用大量随机分布的DE相位曲线进行统计分析。我们发现,靠近势垒中心的DE相通过降低势垒顶部对器件性能产生最显著的影响,而靠近漏极的DE相对载流子输运和电流的影响最小。虽然FE层中的DE相位降低了亚阈值振荡,但它们也有利于缩小滞后窗口,这为逻辑器件的优化提供了机会。通过维度缩放和统计分析,我们展示了如何在设备性能变化很大的情况下实现优化性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
IEEE Transactions on Nanotechnology
IEEE Transactions on Nanotechnology 工程技术-材料科学:综合
CiteScore
4.80
自引率
8.30%
发文量
74
审稿时长
8.3 months
期刊介绍: The IEEE Transactions on Nanotechnology is devoted to the publication of manuscripts of archival value in the general area of nanotechnology, which is rapidly emerging as one of the fastest growing and most promising new technological developments for the next generation and beyond.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信