Sourish S. Sinha;Pouria Zaghari;Jong Eun Ryu;Bill Batchelor;Raymond A. Fillion;Douglas C. Hopkins
{"title":"Investigation of High Current Fine Grain Power Delivery for 3-D Heterogeneous Integration","authors":"Sourish S. Sinha;Pouria Zaghari;Jong Eun Ryu;Bill Batchelor;Raymond A. Fillion;Douglas C. Hopkins","doi":"10.1109/TCPMT.2024.3503599","DOIUrl":null,"url":null,"abstract":"This article demonstrates design guidelines and development of a novel 3-D heterogeneous integration (3-DHI) thin glass substrate-based half-bridge switching power module for future onboard CPU, transceivers, and so on, power delivery applications. Due to extreme space constraints in onboard power supply applications, this design will support switching frequencies of >50 MHz with power levels of >30 W. To illustrate the capabilities of this module, the detailed ANSYS finite element analysis (FEA) analysis was carried out through thermomechanical and electromagnetic simulations. Extracting thermals is a major limitation factor in a compact layout. Hence, a thermal via density and substrate thickness parametric study was conducted, and effects on the integrity of the mechanical structure were verified through the simulation-based stress analysis. Finally, to switch at very high frequencies, the power and signal loop interconnects were routed through a thin glass substrate to achieve ultralow-power and gate loop parasitics. Two significant contributions demonstrate stacking various component layers in a half-bridge power stage and system-level packaging in a vertical profile.","PeriodicalId":13085,"journal":{"name":"IEEE Transactions on Components, Packaging and Manufacturing Technology","volume":"14 12","pages":"2258-2270"},"PeriodicalIF":2.3000,"publicationDate":"2024-11-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Components, Packaging and Manufacturing Technology","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10759739/","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0
Abstract
This article demonstrates design guidelines and development of a novel 3-D heterogeneous integration (3-DHI) thin glass substrate-based half-bridge switching power module for future onboard CPU, transceivers, and so on, power delivery applications. Due to extreme space constraints in onboard power supply applications, this design will support switching frequencies of >50 MHz with power levels of >30 W. To illustrate the capabilities of this module, the detailed ANSYS finite element analysis (FEA) analysis was carried out through thermomechanical and electromagnetic simulations. Extracting thermals is a major limitation factor in a compact layout. Hence, a thermal via density and substrate thickness parametric study was conducted, and effects on the integrity of the mechanical structure were verified through the simulation-based stress analysis. Finally, to switch at very high frequencies, the power and signal loop interconnects were routed through a thin glass substrate to achieve ultralow-power and gate loop parasitics. Two significant contributions demonstrate stacking various component layers in a half-bridge power stage and system-level packaging in a vertical profile.
期刊介绍:
IEEE Transactions on Components, Packaging, and Manufacturing Technology publishes research and application articles on modeling, design, building blocks, technical infrastructure, and analysis underpinning electronic, photonic and MEMS packaging, in addition to new developments in passive components, electrical contacts and connectors, thermal management, and device reliability; as well as the manufacture of electronics parts and assemblies, with broad coverage of design, factory modeling, assembly methods, quality, product robustness, and design-for-environment.