P-Type Ternary Logic MOSFET With Tunable Middle State Using Bidirectional Threshold Switching

IF 4.1 2区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC
Jeong-A Han;Jung-Woo Lee;Joon-Kyu Han;Do-Wan Kim;Do-Hoon Lee;Yang-Kyu Choi
{"title":"P-Type Ternary Logic MOSFET With Tunable Middle State Using Bidirectional Threshold Switching","authors":"Jeong-A Han;Jung-Woo Lee;Joon-Kyu Han;Do-Wan Kim;Do-Hoon Lee;Yang-Kyu Choi","doi":"10.1109/LED.2024.3505154","DOIUrl":null,"url":null,"abstract":"A p-type ternary logic MOSFET (P-TMOS), which serves as the counterpart to a previously reported n-type ternary logic MOSFET (N-TMOS) but has been missing for the construction of a complementary standard ternary inverter, is demonstrated. The P-TMOS consists of a PMOS and an n-type threshold switch (TS) connected in series. While the PMOS determines the type of the ternary logic device, the TS, despite being an n-type device, provides both n-type and p-type characteristics, making it bidirectional with a tunable middle state in ternary logic. This tunable middle state is attractive for balancing noise margin and controlling power-delay product. By leveraging mature CMOS technology capable of large-scale fabrication, the Si-based P-TMOS facilitates the practical implementation of a ternary logic system.","PeriodicalId":13198,"journal":{"name":"IEEE Electron Device Letters","volume":"46 1","pages":"16-19"},"PeriodicalIF":4.1000,"publicationDate":"2024-11-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Electron Device Letters","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10766500/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

A p-type ternary logic MOSFET (P-TMOS), which serves as the counterpart to a previously reported n-type ternary logic MOSFET (N-TMOS) but has been missing for the construction of a complementary standard ternary inverter, is demonstrated. The P-TMOS consists of a PMOS and an n-type threshold switch (TS) connected in series. While the PMOS determines the type of the ternary logic device, the TS, despite being an n-type device, provides both n-type and p-type characteristics, making it bidirectional with a tunable middle state in ternary logic. This tunable middle state is attractive for balancing noise margin and controlling power-delay product. By leveraging mature CMOS technology capable of large-scale fabrication, the Si-based P-TMOS facilitates the practical implementation of a ternary logic system.
求助全文
约1分钟内获得全文 求助全文
来源期刊
IEEE Electron Device Letters
IEEE Electron Device Letters 工程技术-工程:电子与电气
CiteScore
8.20
自引率
10.20%
发文量
551
审稿时长
1.4 months
期刊介绍: IEEE Electron Device Letters publishes original and significant contributions relating to the theory, modeling, design, performance and reliability of electron and ion integrated circuit devices and interconnects, involving insulators, metals, organic materials, micro-plasmas, semiconductors, quantum-effect structures, vacuum devices, and emerging materials with applications in bioelectronics, biomedical electronics, computation, communications, displays, microelectromechanics, imaging, micro-actuators, nanoelectronics, optoelectronics, photovoltaics, power ICs and micro-sensors.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信