Multiphysics Simulation of Chiplet Integration Process-Induced Stress Effects on AC and DC Quantum Transport of FinFET From System Technology Co-Optimization Perspective
IF 2.9 2区 工程技术Q2 ENGINEERING, ELECTRICAL & ELECTRONIC
{"title":"Multiphysics Simulation of Chiplet Integration Process-Induced Stress Effects on AC and DC Quantum Transport of FinFET From System Technology Co-Optimization Perspective","authors":"Liang Tian;Yizhang Liu;Wenchao Chen","doi":"10.1109/TED.2024.3488676","DOIUrl":null,"url":null,"abstract":"Hybrid bonding plays an important role in advanced 2.5-D/3-D chiplet integration due to its distinctive advantages, such as higher interconnect density, lower power consumption, and better signal integrity. However, the dc/ac performance of the logic device in chiplet can be affected by the strain induced by the annealing and cooling steps of hybrid bonding. In this article, a coupled multiphysics simulation is performed to investigate the impact of the hybrid bonding process on the performance of p-type FinFET by introducing stress from the hybrid bonding process into quantum transport simulation for FinFET based on nonequilibrium Green’s function (NEGF) formalism, in which the impact of hybrid bonding process-induced stress on the band structure of the device is captured by employing six-band \n<inline-formula> <tex-math>${k} \\cdot {p}$ </tex-math></inline-formula>\n Hamiltonian and deformation potential theory. The simulation results indicate that the on-state current and the hole density in the channel can be enhanced due to the variation of the density of states (DOSs) caused by hybrid bonding process-induced stress, the effect of process-induced stress on Y parameters and gate capacitance in the frequency domain is also explored. Devices near the center of copper pillars are more affected than those far away from the copper pillars. Decreasing the radius of copper pillars and annealing temperature or increasing the distance between copper pillars can decrease the hybrid bonding process-induced stress in FinFET, hence decreasing the change in device performance, including \n<sc>on</small>\n-state current, Y parameters, and gate capacitance.","PeriodicalId":13092,"journal":{"name":"IEEE Transactions on Electron Devices","volume":"71 12","pages":"7294-7301"},"PeriodicalIF":2.9000,"publicationDate":"2024-11-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Electron Devices","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10758761/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0
Abstract
Hybrid bonding plays an important role in advanced 2.5-D/3-D chiplet integration due to its distinctive advantages, such as higher interconnect density, lower power consumption, and better signal integrity. However, the dc/ac performance of the logic device in chiplet can be affected by the strain induced by the annealing and cooling steps of hybrid bonding. In this article, a coupled multiphysics simulation is performed to investigate the impact of the hybrid bonding process on the performance of p-type FinFET by introducing stress from the hybrid bonding process into quantum transport simulation for FinFET based on nonequilibrium Green’s function (NEGF) formalism, in which the impact of hybrid bonding process-induced stress on the band structure of the device is captured by employing six-band
${k} \cdot {p}$
Hamiltonian and deformation potential theory. The simulation results indicate that the on-state current and the hole density in the channel can be enhanced due to the variation of the density of states (DOSs) caused by hybrid bonding process-induced stress, the effect of process-induced stress on Y parameters and gate capacitance in the frequency domain is also explored. Devices near the center of copper pillars are more affected than those far away from the copper pillars. Decreasing the radius of copper pillars and annealing temperature or increasing the distance between copper pillars can decrease the hybrid bonding process-induced stress in FinFET, hence decreasing the change in device performance, including
on
-state current, Y parameters, and gate capacitance.
期刊介绍:
IEEE Transactions on Electron Devices publishes original and significant contributions relating to the theory, modeling, design, performance and reliability of electron and ion integrated circuit devices and interconnects, involving insulators, metals, organic materials, micro-plasmas, semiconductors, quantum-effect structures, vacuum devices, and emerging materials with applications in bioelectronics, biomedical electronics, computation, communications, displays, microelectromechanics, imaging, micro-actuators, nanoelectronics, optoelectronics, photovoltaics, power ICs and micro-sensors. Tutorial and review papers on these subjects are also published and occasional special issues appear to present a collection of papers which treat particular areas in more depth and breadth.