A 28-GHz Variable-Gain Phase Shifter With Phase Compensation Using Analog Addition and Subtraction Method

IF 2.2 Q3 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE
Hsing-Hung Lin;Chung-Ping Chen;Yu-Teng Chang
{"title":"A 28-GHz Variable-Gain Phase Shifter With Phase Compensation Using Analog Addition and Subtraction Method","authors":"Hsing-Hung Lin;Chung-Ping Chen;Yu-Teng Chang","doi":"10.1109/LSSC.2024.3487586","DOIUrl":null,"url":null,"abstract":"In this letter, a 28-GHz variable-gain phase shifter (VG-PS) with phase compensation designed using a Gilbert-cell-based vector summation amplifier integrated with a current-type digital-to-analog converter (DAC) and a quadrature all-pass filter (QAF) I/Q generator, fabricated using the 90-nm CMOS process. The VG-PS achieves a 360° phase-shifting range with a 7-bit resolution and 7-dB gain-tuning range. The vector summation amplifier synthesizes a vector by combining in-phase and quadrature-phase signals, which are determined by the tail currents of the vector summation amplifier. Tail currents for the vector summation amplifier are generated and mirrored by the current-type DAC. Any mismatch between the DAC’s tail current and that of the vector summation amplifier results in amplitude and phase discrepancies in the synthesized vector. The proposed calibration method optimizes amplitude and phase accuracy through current addition and subtraction, eliminating the need for I/Q calibration of the QAF. Measurements show root-mean-square gain and phase errors of the VG-PS at 28 GHz to be 0.12 dB and 0.23°, respectively. The chip size of VG-PS is 0.723 mm2, including pads, and it consumes 32 mW at maximum gain state.","PeriodicalId":13032,"journal":{"name":"IEEE Solid-State Circuits Letters","volume":"7 ","pages":"335-338"},"PeriodicalIF":2.2000,"publicationDate":"2024-10-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Solid-State Circuits Letters","FirstCategoryId":"1085","ListUrlMain":"https://ieeexplore.ieee.org/document/10737367/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

Abstract

In this letter, a 28-GHz variable-gain phase shifter (VG-PS) with phase compensation designed using a Gilbert-cell-based vector summation amplifier integrated with a current-type digital-to-analog converter (DAC) and a quadrature all-pass filter (QAF) I/Q generator, fabricated using the 90-nm CMOS process. The VG-PS achieves a 360° phase-shifting range with a 7-bit resolution and 7-dB gain-tuning range. The vector summation amplifier synthesizes a vector by combining in-phase and quadrature-phase signals, which are determined by the tail currents of the vector summation amplifier. Tail currents for the vector summation amplifier are generated and mirrored by the current-type DAC. Any mismatch between the DAC’s tail current and that of the vector summation amplifier results in amplitude and phase discrepancies in the synthesized vector. The proposed calibration method optimizes amplitude and phase accuracy through current addition and subtraction, eliminating the need for I/Q calibration of the QAF. Measurements show root-mean-square gain and phase errors of the VG-PS at 28 GHz to be 0.12 dB and 0.23°, respectively. The chip size of VG-PS is 0.723 mm2, including pads, and it consumes 32 mW at maximum gain state.
利用模拟加减法实现相位补偿的 28 千兆赫可变增益移相器
在这封信中,我们设计了一种具有相位补偿功能的 28 GHz 可变增益移相器 (VG-PS),它采用基于 Gilbert 单元的矢量求和放大器,并集成了电流型数模转换器 (DAC) 和正交全通滤波器 (QAF) I/Q 发生器,采用 90-nm CMOS 工艺制造。VG-PS 实现了 360° 相移范围,具有 7 位分辨率和 7 分贝增益调整范围。矢量求和放大器通过合并同相信号和正交相位信号合成矢量,这些信号由矢量求和放大器的尾电流决定。矢量求和放大器的尾电流由电流型 DAC 生成和镜像。DAC 的尾电流与矢量求和放大器的尾电流之间的任何不匹配都会导致合成矢量的振幅和相位差。拟议的校准方法通过电流加减法优化了振幅和相位精度,无需对 QAF 进行 I/Q 校准。测量结果表明,VG-PS 在 28 GHz 频率下的均方根增益和相位误差分别为 0.12 dB 和 0.23°。VG-PS 的芯片尺寸为 0.723 mm2(包括焊盘),最大增益状态下的功耗为 32 mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
IEEE Solid-State Circuits Letters
IEEE Solid-State Circuits Letters Engineering-Electrical and Electronic Engineering
CiteScore
4.30
自引率
3.70%
发文量
52
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信