Tapered Silicon Oxide Etching for Creation of Capacitor Structures for Measurement of Dielectric Characteristics

Q4 Engineering
A. V. Miakonkikh, V. O. Kuzmenko, A. E. Melnikov, K. V. Rudenko
{"title":"Tapered Silicon Oxide Etching for Creation of Capacitor Structures for Measurement of Dielectric Characteristics","authors":"A. V. Miakonkikh, V. O. Kuzmenko, A. E. Melnikov, K. V. Rudenko","doi":"10.1134/s1063739723700695","DOIUrl":null,"url":null,"abstract":"<h3 data-test=\"abstract-sub-heading\">Abstract</h3><p>The article develops the possibility of forming silicon oxide structures with tapered walls using dry etching methods, including a two-stage process involving the formation of a tapered photoresist mask and plasma etching of the silicon oxide. A study of the process of tapered resist etching was carried out. The influence of plasma parameters and composition on the etching process was studied, plasma diagnostics were carried out using Langmuir probe and optical emission actinometry methods, and the mechanisms of tapered resist etching were suggested. The etching process was optimized and structures with a resist thickness of 400 nm and a sidewall angle of up to 61° were obtained. A subsequent SiO<sub>2</sub> etching process allowed the slope of the resist to be transferred. The slope of the SiO<sub>2</sub> wall was 57°. The resulting structures with tapered SiO<sub>2</sub> walls make it possible to produce capacitors for studying the characteristics of dielectrics, as well as the structure of microelectromechanics and microfluidics.</p>","PeriodicalId":21534,"journal":{"name":"Russian Microelectronics","volume":"35 1","pages":""},"PeriodicalIF":0.0000,"publicationDate":"2024-02-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Russian Microelectronics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1134/s1063739723700695","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"Engineering","Score":null,"Total":0}
引用次数: 0

Abstract

The article develops the possibility of forming silicon oxide structures with tapered walls using dry etching methods, including a two-stage process involving the formation of a tapered photoresist mask and plasma etching of the silicon oxide. A study of the process of tapered resist etching was carried out. The influence of plasma parameters and composition on the etching process was studied, plasma diagnostics were carried out using Langmuir probe and optical emission actinometry methods, and the mechanisms of tapered resist etching were suggested. The etching process was optimized and structures with a resist thickness of 400 nm and a sidewall angle of up to 61° were obtained. A subsequent SiO2 etching process allowed the slope of the resist to be transferred. The slope of the SiO2 wall was 57°. The resulting structures with tapered SiO2 walls make it possible to produce capacitors for studying the characteristics of dielectrics, as well as the structure of microelectromechanics and microfluidics.

Abstract Image

锥形氧化硅蚀刻用于创建电容器结构以测量介电特性
摘要 文章探讨了使用干法蚀刻方法形成具有锥形壁的氧化硅结构的可能性,包括形成锥形光刻胶掩膜和等离子体蚀刻氧化硅的两阶段过程。对锥形抗蚀剂蚀刻过程进行了研究。研究了等离子体参数和成分对蚀刻过程的影响,使用朗缪尔探针和光发射光度法进行了等离子体诊断,并提出了锥形抗蚀剂蚀刻的机理。对蚀刻过程进行了优化,获得了抗蚀剂厚度为 400 nm、侧壁角度高达 61° 的结构。随后的二氧化硅蚀刻过程可以转移抗蚀剂的斜率。二氧化硅壁的斜度为 57°。由此产生的具有锥形二氧化硅壁的结构可以制作电容器,用于研究电介质的特性以及微机电和微流体的结构。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
Russian Microelectronics
Russian Microelectronics Materials Science-Materials Chemistry
CiteScore
0.70
自引率
0.00%
发文量
43
期刊介绍: Russian Microelectronics  covers physical, technological, and some VLSI and ULSI circuit-technical aspects of microelectronics and nanoelectronics; it informs the reader of new trends in submicron optical, x-ray, electron, and ion-beam lithography technology; dry processing techniques, etching, doping; and deposition and planarization technology. Significant space is devoted to problems arising in the application of proton, electron, and ion beams, plasma, etc. Consideration is given to new equipment, including cluster tools and control in situ and submicron CMOS, bipolar, and BICMOS technologies. The journal publishes papers addressing problems of molecular beam epitaxy and related processes; heterojunction devices and integrated circuits; the technology and devices of nanoelectronics; and the fabrication of nanometer scale devices, including new device structures, quantum-effect devices, and superconducting devices. The reader will find papers containing news of the diagnostics of surfaces and microelectronic structures, the modeling of technological processes and devices in micro- and nanoelectronics, including nanotransistors, and solid state qubits.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信