Hotspot Prediction: SEM Image Generation With Potential Lithography Hotspots

IF 2.3 3区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC
Jaehoon Kim;Jaekyung Lim;Jinho Lee;Tae-Yeon Kim;Yunhyoung Nam;Kihyun Kim;Do-Nyun Kim
{"title":"Hotspot Prediction: SEM Image Generation With Potential Lithography Hotspots","authors":"Jaehoon Kim;Jaekyung Lim;Jinho Lee;Tae-Yeon Kim;Yunhyoung Nam;Kihyun Kim;Do-Nyun Kim","doi":"10.1109/TSM.2023.3327784","DOIUrl":null,"url":null,"abstract":"Since the invention of transistors and integrated circuits, the development of semiconductor processes has advanced rapidly. Current microchips contain hundreds of millions of transistors. The remarkable development of semiconductors thus far has also led to difficulties in designing tightly packed lithography patterns without unwanted defects called hotspots in the manufacturing process. Therefore, research areas focusing on these problems have received much attention. In particular, predicting hotspots during the design stage is essential for high productivity in the semiconductor industry. In this study, we developed a deep learning-based SEM image generation model to predict hotspots from layout patterns at the design stage. Our model combines a segmentation network and an image-to-image translation network based on a conditional generative adversarial network in parallel. Our proposed model can predict and display potential hotspots in scanning electron microscopy images generated from given layouts. Additionally, the model leverages prior knowledge of the optical diameter to predict patterns that are prone to hotspots. Our model shows improved performance over baseline models when evaluated on real-world industrial data.","PeriodicalId":451,"journal":{"name":"IEEE Transactions on Semiconductor Manufacturing","volume":"37 1","pages":"103-114"},"PeriodicalIF":2.3000,"publicationDate":"2023-10-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Semiconductor Manufacturing","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10297297/","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

Since the invention of transistors and integrated circuits, the development of semiconductor processes has advanced rapidly. Current microchips contain hundreds of millions of transistors. The remarkable development of semiconductors thus far has also led to difficulties in designing tightly packed lithography patterns without unwanted defects called hotspots in the manufacturing process. Therefore, research areas focusing on these problems have received much attention. In particular, predicting hotspots during the design stage is essential for high productivity in the semiconductor industry. In this study, we developed a deep learning-based SEM image generation model to predict hotspots from layout patterns at the design stage. Our model combines a segmentation network and an image-to-image translation network based on a conditional generative adversarial network in parallel. Our proposed model can predict and display potential hotspots in scanning electron microscopy images generated from given layouts. Additionally, the model leverages prior knowledge of the optical diameter to predict patterns that are prone to hotspots. Our model shows improved performance over baseline models when evaluated on real-world industrial data.
热点预测:利用潜在的光刻热点生成 SEM 图像
自晶体管和集成电路发明以来,半导体工艺的发展突飞猛进。目前的微芯片包含数以亿计的晶体管。迄今为止,半导体的显著发展也导致了在制造过程中难以设计出无不必要缺陷(称为热点)的紧密光刻图案。因此,针对这些问题的研究领域备受关注。特别是,在设计阶段预测热点对于半导体行业的高生产率至关重要。在本研究中,我们开发了一种基于深度学习的 SEM 图像生成模型,用于从设计阶段的布局模式中预测热点。我们的模型将基于条件生成对抗网络的分割网络和图像到图像转换网络并行结合在一起。我们提出的模型可以预测并显示由给定布局生成的扫描电子显微镜图像中的潜在热点。此外,该模型还能利用光学直径的先验知识来预测容易出现热点的模式。在对实际工业数据进行评估时,我们的模型显示出比基线模型更高的性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
IEEE Transactions on Semiconductor Manufacturing
IEEE Transactions on Semiconductor Manufacturing 工程技术-工程:电子与电气
CiteScore
5.20
自引率
11.10%
发文量
101
审稿时长
3.3 months
期刊介绍: The IEEE Transactions on Semiconductor Manufacturing addresses the challenging problems of manufacturing complex microelectronic components, especially very large scale integrated circuits (VLSI). Manufacturing these products requires precision micropatterning, precise control of materials properties, ultraclean work environments, and complex interactions of chemical, physical, electrical and mechanical processes.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信