Synthesis of Reversible Universal Logic around QCA with Online Testability

B. Sen, D. Saran, M. Saha, B. Sikdar
{"title":"Synthesis of Reversible Universal Logic around QCA with Online Testability","authors":"B. Sen, D. Saran, M. Saha, B. Sikdar","doi":"10.1109/ISED.2011.53","DOIUrl":null,"url":null,"abstract":"Quantum-dot Cellular Automata (QCA) can be a viable technology for CMPs (chip multi-processors) with thousands of processors. The QCA based reversible logic promises energy efficient design of the digital circuits. However, the requirement of excessive logic gates as well as its high defect rate limit the performance of a QCA based design. This work proposes a new approach to synthesize the reversible universal QCA logic gate (RUG) with the target to reduce the garbage outputs as well as the number of logic gates to realise a design simultaneously ensuring the defect tolerance. A concurrent error detection methodology is introduced to support the online testing of a circuit designed around the RUG. The experimental designs establish that the RUG can ensure an energy saving cost effective realization of testable QCA circuits.","PeriodicalId":349073,"journal":{"name":"2011 International Symposium on Electronic System Design","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-12-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"28","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 International Symposium on Electronic System Design","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISED.2011.53","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 28

Abstract

Quantum-dot Cellular Automata (QCA) can be a viable technology for CMPs (chip multi-processors) with thousands of processors. The QCA based reversible logic promises energy efficient design of the digital circuits. However, the requirement of excessive logic gates as well as its high defect rate limit the performance of a QCA based design. This work proposes a new approach to synthesize the reversible universal QCA logic gate (RUG) with the target to reduce the garbage outputs as well as the number of logic gates to realise a design simultaneously ensuring the defect tolerance. A concurrent error detection methodology is introduced to support the online testing of a circuit designed around the RUG. The experimental designs establish that the RUG can ensure an energy saving cost effective realization of testable QCA circuits.
具有在线可测试性的QCA可逆通用逻辑的综合
量子点元胞自动机(QCA)可以成为具有数千个处理器的cmp(芯片多处理器)的可行技术。基于QCA的可逆逻辑保证了数字电路的节能设计。然而,过多的逻辑门及其高缺陷率限制了基于QCA的设计的性能。本文提出了一种与目标合成可逆通用QCA逻辑门(RUG)的新方法,以减少垃圾输出和逻辑门的数量,同时实现保证缺陷容忍度的设计。介绍了一种并发错误检测方法,以支持围绕RUG设计的电路的在线测试。实验设计表明,RUG能够保证可测试QCA电路的节能、高效实现。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信