A method for reducing complex MOS structures in switch level simulators

C. Aissi, D. Gobovic, J. Olaniyan
{"title":"A method for reducing complex MOS structures in switch level simulators","authors":"C. Aissi, D. Gobovic, J. Olaniyan","doi":"10.1109/IPFA.1995.487600","DOIUrl":null,"url":null,"abstract":"A new method is proposed for simplifying complex MOS structures in switch level simulators. It is shown that the well known technique of circuit analysis can be applied to the shape factor \"S\" of different MOS transistors. This allows an equivalent transistor strength to be easily computed. The obtained results are applicable to both NMOS and CMOS structures. Examples are given to illustrate the use of the method.","PeriodicalId":216880,"journal":{"name":"Proceedings of 5th International Symposium on the Physical and Failure Analysis of Integrated Circuits","volume":"53 2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-11-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 5th International Symposium on the Physical and Failure Analysis of Integrated Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IPFA.1995.487600","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

A new method is proposed for simplifying complex MOS structures in switch level simulators. It is shown that the well known technique of circuit analysis can be applied to the shape factor "S" of different MOS transistors. This allows an equivalent transistor strength to be easily computed. The obtained results are applicable to both NMOS and CMOS structures. Examples are given to illustrate the use of the method.
一种简化开关电平模拟器中复杂MOS结构的方法
提出了一种简化开关电平模拟器中复杂MOS结构的新方法。结果表明,电路分析技术可以应用于不同MOS晶体管的形状因子S。这样可以很容易地计算出等效的晶体管强度。所得结果适用于NMOS和CMOS结构。举例说明了该方法的应用。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信
小红书