Production-worthy WOW 3D integration technology using bumpless interconnects and ultra-thinning processes

T. Ohba
{"title":"Production-worthy WOW 3D integration technology using bumpless interconnects and ultra-thinning processes","authors":"T. Ohba","doi":"10.1109/VLSIT.2016.7573427","DOIUrl":null,"url":null,"abstract":"Wafer-on-Wafer (WOW) technology for three-dimensional (3D) integration is discussed [1]. Back-to-face wafer stacking using bumpless interconnects and ultra-thinning of wafers are key features used as alternatives to conventional micro-bumps and chip-based stacking technologies [2]-[6]. There is no need for a bump process involving solder bumps and Cu posts for die-to-die internal electronic connections. Ultra-thinning of wafers down to ~2 μm provides the advantage of a small form factor, not only in terms of the total volume of 3D ICs, but also the aspect ratio of through-silicon-vias (TSVs).","PeriodicalId":129300,"journal":{"name":"2016 IEEE Symposium on VLSI Technology","volume":"37 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-06-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE Symposium on VLSI Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2016.7573427","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

Wafer-on-Wafer (WOW) technology for three-dimensional (3D) integration is discussed [1]. Back-to-face wafer stacking using bumpless interconnects and ultra-thinning of wafers are key features used as alternatives to conventional micro-bumps and chip-based stacking technologies [2]-[6]. There is no need for a bump process involving solder bumps and Cu posts for die-to-die internal electronic connections. Ultra-thinning of wafers down to ~2 μm provides the advantage of a small form factor, not only in terms of the total volume of 3D ICs, but also the aspect ratio of through-silicon-vias (TSVs).
具有生产价值的WOW 3D集成技术,采用无凹凸互连和超薄工艺
讨论了三维(3D)集成的晶圆对晶圆(WOW)技术[1]。使用无凹凸互连和超薄晶圆的背对晶圆堆叠是替代传统微凸点和基于芯片的堆叠技术的关键特性[2]-[6]。对于模具到模具的内部电子连接,不需要涉及焊料凸点和铜柱的凸点工艺。晶圆超薄至~2 μm提供了小尺寸的优势,不仅在3D ic的总体积方面,而且在通硅过孔(tsv)的纵横比方面。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信