Steep slope 2D negative capacitance CMOS devices: MoS2 and WSe2

M. Si, P. Ye
{"title":"Steep slope 2D negative capacitance CMOS devices: MoS2 and WSe2","authors":"M. Si, P. Ye","doi":"10.1109/VLSI-TSA.2018.8403843","DOIUrl":null,"url":null,"abstract":"This work reports steep slope sub-thermionic negative capacitance CMOS devices with 2D semiconductors as channel materials and ferroelectric hafnium zirconium oxide in the gate stack. Both n-type and p-type negative capacitance FETs are realized with MoS2 as n-type channel material and WSe2 as p-type channel material. Bidirectional sub-60 mV/dec at room temperature is achieved on both MoS2 and WSe2 negative capacitance FETs. The impact of internal metal gate on the performance of 2D negative capacitance FETs are also studied and compared with internal FETs.","PeriodicalId":209993,"journal":{"name":"2018 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA)","volume":"31 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI-TSA.2018.8403843","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

This work reports steep slope sub-thermionic negative capacitance CMOS devices with 2D semiconductors as channel materials and ferroelectric hafnium zirconium oxide in the gate stack. Both n-type and p-type negative capacitance FETs are realized with MoS2 as n-type channel material and WSe2 as p-type channel material. Bidirectional sub-60 mV/dec at room temperature is achieved on both MoS2 and WSe2 negative capacitance FETs. The impact of internal metal gate on the performance of 2D negative capacitance FETs are also studied and compared with internal FETs.
陡坡2D负电容CMOS器件:MoS2和WSe2
本文报道了一种陡坡亚热离子负电容CMOS器件,其通道材料为2D半导体,栅极堆叠为铁电性氧化铪。采用MoS2作为n型沟道材料,WSe2作为p型沟道材料,实现了n型和p型负电容场效应管。在MoS2和WSe2负电容场效应管上实现了室温下低于60 mV/dec的双向。研究了内部金属栅极对二维负电容场效应管性能的影响,并与内部场效应管进行了比较。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信