Development of robust analog electronics at the University of Tennessee for NASA/JPL extreme environment applications

S. Terry, B. Blalock, J. Jackson, Suheng Chen, M. Mojarradi, E. Kolawa
{"title":"Development of robust analog electronics at the University of Tennessee for NASA/JPL extreme environment applications","authors":"S. Terry, B. Blalock, J. Jackson, Suheng Chen, M. Mojarradi, E. Kolawa","doi":"10.1109/UGIM.2003.1225711","DOIUrl":null,"url":null,"abstract":"The INSYTE (Integrated Circuits and Systems) Laboratory at The University of Tennessee is currently investigating robust CMOS analog and mixed-signal circuit design techniques for extreme environments. This work is being targeted for Mars surface applications where the temperature can vary from -1200/spl square/C to +20/spl square/C depending on time of day and location. In this paper we present both robust analog design techniques and measurement results from several test circuits. The design techniques focus on developing high performance OTAs and op-amps that can operate over a wide temperature range. The test circuits include a 3.3 V ping-pong op-amp and a 3.3 V rail-to-rail I/O op-amp capable of driving resistive loads.","PeriodicalId":356452,"journal":{"name":"Proceedings of the 15th Biennial University/Government/ Industry Microelectronics Symposium (Cat. No.03CH37488)","volume":"9 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-09-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 15th Biennial University/Government/ Industry Microelectronics Symposium (Cat. No.03CH37488)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/UGIM.2003.1225711","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 9

Abstract

The INSYTE (Integrated Circuits and Systems) Laboratory at The University of Tennessee is currently investigating robust CMOS analog and mixed-signal circuit design techniques for extreme environments. This work is being targeted for Mars surface applications where the temperature can vary from -1200/spl square/C to +20/spl square/C depending on time of day and location. In this paper we present both robust analog design techniques and measurement results from several test circuits. The design techniques focus on developing high performance OTAs and op-amps that can operate over a wide temperature range. The test circuits include a 3.3 V ping-pong op-amp and a 3.3 V rail-to-rail I/O op-amp capable of driving resistive loads.
在田纳西大学为NASA/JPL极端环境应用开发强大的模拟电子设备
田纳西大学的INSYTE(集成电路和系统)实验室目前正在研究极端环境下健壮的CMOS模拟和混合信号电路设计技术。这项工作的目标是火星表面的应用,根据一天中的时间和位置,温度可以在-1200/spl平方/C到+20/spl平方/C之间变化。在本文中,我们介绍了鲁棒模拟设计技术和几个测试电路的测量结果。设计技术侧重于开发可在宽温度范围内工作的高性能ota和运放。测试电路包括一个3.3 V乒乓运放和一个3.3 V轨对轨I/O运放,能够驱动电阻性负载。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信