High performance semiconductor device simulation on shared memory parallel computers

M. Hahad, P. Hopper
{"title":"High performance semiconductor device simulation on shared memory parallel computers","authors":"M. Hahad, P. Hopper","doi":"10.1109/SISPAD.1996.865312","DOIUrl":null,"url":null,"abstract":"The work described in this paper is the evidence that, thanks to parallelization, time can be less of a bottleneck to numerical device simulation. With viable execution times, there is less need for a trade-off between larger structures and finer details to achieve an acceptable accuracy in a reasonable amount. of time. The article shows that Parallel ATLAS runs approximately 3 times faster on a four-processor machine while simulating a wide variety of devices.","PeriodicalId":341161,"journal":{"name":"1996 International Conference on Simulation of Semiconductor Processes and Devices. SISPAD '96 (IEEE Cat. No.96TH8095)","volume":"26 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-09-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1996 International Conference on Simulation of Semiconductor Processes and Devices. SISPAD '96 (IEEE Cat. No.96TH8095)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SISPAD.1996.865312","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

The work described in this paper is the evidence that, thanks to parallelization, time can be less of a bottleneck to numerical device simulation. With viable execution times, there is less need for a trade-off between larger structures and finer details to achieve an acceptable accuracy in a reasonable amount. of time. The article shows that Parallel ATLAS runs approximately 3 times faster on a four-processor machine while simulating a wide variety of devices.
共享内存并行计算机上的高性能半导体器件仿真
本文中描述的工作证明,由于并行化,时间可以较少地成为数值器件模拟的瓶颈。有了可行的执行时间,就不需要在更大的结构和更精细的细节之间进行权衡,以达到合理数量的可接受的精度。的时间。本文表明,在模拟各种各样的设备时,Parallel ATLAS在四处理器机器上的运行速度大约快3倍。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信