Metastability of SOI CMOS latches

Abstract

SOI has recently emerged as a serious contender for low-power high-performance applications. This paper examines the metastability of CMOS latches based on partially-depleted (PD) SOI devices with various body-connection topologies.