ANSI/ESD S20.20 – The Next Generation

Abstract

As IC technologies evolve in favor of faster IO speeds and increased package sizes, challenging constraints will be placed on future development of on chip ESD protection. Using ANSI/ESD S20.20 as a baseline, this paper will outline critical elements that factories of the future must consider to be successful.