Fully functional 0.5-/spl mu/m 64-kbit embedded SBT FeRAM using a new low temperature SBT deposition technique

T. Eshita, K. Nakamura, M. Mushiga, A. Itho, S. Miyagaki, H. Yamawaki, M. Aoki, S. Kishii, Y. Arimoto
{"title":"Fully functional 0.5-/spl mu/m 64-kbit embedded SBT FeRAM using a new low temperature SBT deposition technique","authors":"T. Eshita, K. Nakamura, M. Mushiga, A. Itho, S. Miyagaki, H. Yamawaki, M. Aoki, S. Kishii, Y. Arimoto","doi":"10.1109/VLSIT.1999.799382","DOIUrl":null,"url":null,"abstract":"0.5 /spl mu/m design rule embedded 64 kbit SBT (SrBi/sub 2/(Ta,Nb)/sub 2/O/sub 9/) FeRAMs (ferroelectric RAM) are fabricated using a new low temperature SBT deposition technique. The developed deposition technique has successfully lowered SBT crystallization temperature from 800/spl deg/C to 700/spl deg/C, resulting in co-fabrication of FeRAM and fine CMOS logic devices with W plugs. The fabricated devices are proven to be fully functional.","PeriodicalId":171010,"journal":{"name":"1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325)","volume":"44 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-06-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.1999.799382","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

0.5 /spl mu/m design rule embedded 64 kbit SBT (SrBi/sub 2/(Ta,Nb)/sub 2/O/sub 9/) FeRAMs (ferroelectric RAM) are fabricated using a new low temperature SBT deposition technique. The developed deposition technique has successfully lowered SBT crystallization temperature from 800/spl deg/C to 700/spl deg/C, resulting in co-fabrication of FeRAM and fine CMOS logic devices with W plugs. The fabricated devices are proven to be fully functional.
全功能0.5-/spl mu/m 64 kbit嵌入式SBT FeRAM采用新的低温SBT沉积技术
采用一种新的低温SBT沉积技术制备了嵌入64 kbit SBT (SrBi/sub 2/(Ta,Nb)/sub 2/O/sub 9/)的0.5 /spl mu/m设计规则的铁电RAM。该沉积技术成功地将SBT结晶温度从800/spl°C降至700/spl°C,实现了FeRAM和精细CMOS逻辑器件的W插头共制。所制造的装置已被证明功能齐全。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信