High-density low on-resistance trench MOSFETs employing oxide spacers and self-align technique for DC/DC converter

Jongdae Kim, T. Rob, Sang-Gi Kim, Q. Song, J. Koo, K. Nam, K. Cho, D. Ma
{"title":"High-density low on-resistance trench MOSFETs employing oxide spacers and self-align technique for DC/DC converter","authors":"Jongdae Kim, T. Rob, Sang-Gi Kim, Q. Song, J. Koo, K. Nam, K. Cho, D. Ma","doi":"10.1109/ISPSD.2000.856848","DOIUrl":null,"url":null,"abstract":"A new process technique for fabricating very high-density trench MOSFETs using 4 mask layers with oxide spacers and self-align technique is realized. This technique reduces the process steps, trench width, and source and p-body region with a resulting increase in cell density and current driving capability, and decrease in on-resistance as well as cost-effective production capability. Specific on-resistance of 0.41 m/spl Omega/.cm/sup 2/ with a blocking voltage of 43 is obtained.","PeriodicalId":260241,"journal":{"name":"12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094)","volume":"31 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD.2000.856848","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

A new process technique for fabricating very high-density trench MOSFETs using 4 mask layers with oxide spacers and self-align technique is realized. This technique reduces the process steps, trench width, and source and p-body region with a resulting increase in cell density and current driving capability, and decrease in on-resistance as well as cost-effective production capability. Specific on-resistance of 0.41 m/spl Omega/.cm/sup 2/ with a blocking voltage of 43 is obtained.
采用氧化物间隔片和自对准技术的高密度低导通沟槽mosfet用于DC/DC变换器
实现了一种利用四掩膜层和氧化物间隔层及自对准技术制备高密度沟槽mosfet的新工艺。该技术减少了工艺步骤、沟槽宽度、源和p体区域,从而提高了电池密度和电流驱动能力,降低了导通电阻,提高了成本效益。比导通电阻0.41 m/spl ω /。得到Cm /sup 2/,阻塞电压为43。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信