Fabrication and process characterization of atom transistor chips

Ho-Chiao Chuang, Evan A. Salim, V. Vuletić, Dana Z. Anderson, Victor M. Bright
{"title":"Fabrication and process characterization of atom transistor chips","authors":"Ho-Chiao Chuang, Evan A. Salim, V. Vuletić, Dana Z. Anderson, Victor M. Bright","doi":"10.1109/SENSOR.2009.5285870","DOIUrl":null,"url":null,"abstract":"This paper describes the design and fabrication of an atom chip for atom tunneling experiments. A fabrication process was developed that uses a combination of UV-optical and Electron-Beam lithography to pattern micrometer and nanometer scale copper wires on a single chip. The minimum wire width fabricated in this work is 200nm. The wires can carry current densities of more than 7.5×107 A/cm2. The electrical current tests establish the feasibility of realizing chip-based atom tunneling experiments.","PeriodicalId":247826,"journal":{"name":"TRANSDUCERS 2009 - 2009 International Solid-State Sensors, Actuators and Microsystems Conference","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-06-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"TRANSDUCERS 2009 - 2009 International Solid-State Sensors, Actuators and Microsystems Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SENSOR.2009.5285870","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper describes the design and fabrication of an atom chip for atom tunneling experiments. A fabrication process was developed that uses a combination of UV-optical and Electron-Beam lithography to pattern micrometer and nanometer scale copper wires on a single chip. The minimum wire width fabricated in this work is 200nm. The wires can carry current densities of more than 7.5×107 A/cm2. The electrical current tests establish the feasibility of realizing chip-based atom tunneling experiments.
原子晶体管芯片的制备与工艺表征
本文介绍了一种用于原子隧穿实验的原子芯片的设计与制作。开发了一种制造工艺,该工艺使用uv光学和电子束光刻相结合,在单个芯片上对微米和纳米尺度的铜线进行图案设计。在这项工作中制造的最小线宽为200nm。导线的电流密度可以超过7.5×107 A/cm2。电流实验证明了在芯片上实现原子隧穿实验的可行性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信