Sample Mounting Methods for Precision Delayering of 130 nm Integrated Circuit Devices

Abstract

This paper reviews different methods for mounting and integrated circuit (IC) for delayering. In this work, several 130nm technology devices are observed during the delayering process as a means of evaluating the advantages and disadvantages of various mounting techniques. Suitability for chemical mechanical polishing, wet etching, and dry etching is considered.