Use of application specific integrated circuits in developing downsized instrumentation

R.J. Burnitis, R. Koelling
{"title":"Use of application specific integrated circuits in developing downsized instrumentation","authors":"R.J. Burnitis, R. Koelling","doi":"10.1109/AUTEST.1989.81106","DOIUrl":null,"url":null,"abstract":"Application-specific integrated circuits (ASICs) have been used to dramatically reduce the size, weight, and power consumption of instrumentation. The authors present methods used in implementing ASICs for analog and digital built-in tests. Techniques to reduce or eliminate switching requirements and to supply clocking and synchronization functions for downsized test applications are shown. Packaging considerations and pitfalls for built-in-test ASICs are discussed. Accuracy, speed, size, and power consumption characteristics that have been achieved to date and future planned developments are provided.<<ETX>>","PeriodicalId":321804,"journal":{"name":"IEEE Automatic Testing Conference.The Systems Readiness Technology Conference. Automatic Testing in the Next Decade and the 21st Century. Conference Record.","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-09-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Automatic Testing Conference.The Systems Readiness Technology Conference. Automatic Testing in the Next Decade and the 21st Century. Conference Record.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/AUTEST.1989.81106","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Application-specific integrated circuits (ASICs) have been used to dramatically reduce the size, weight, and power consumption of instrumentation. The authors present methods used in implementing ASICs for analog and digital built-in tests. Techniques to reduce or eliminate switching requirements and to supply clocking and synchronization functions for downsized test applications are shown. Packaging considerations and pitfalls for built-in-test ASICs are discussed. Accuracy, speed, size, and power consumption characteristics that have been achieved to date and future planned developments are provided.<>
应用专用集成电路开发小型化仪器
专用集成电路(asic)已被用于显著减小仪器的尺寸、重量和功耗。作者提出了用于实现模拟和数字内置测试的asic的方法。技术,以减少或消除开关要求,并提供时钟和同步功能的缩小测试应用程序显示。讨论了内置测试asic的封装注意事项和陷阱。提供了迄今为止已实现的精度,速度,尺寸和功耗特性以及未来计划的发展。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信