Study of non-solder, low cost and high performance flip chip QFN package using ultra thin Pd PPF

Se Chuel Park, Chul-Lae Cho, Sung-Kwan Paek
{"title":"Study of non-solder, low cost and high performance flip chip QFN package using ultra thin Pd PPF","authors":"Se Chuel Park, Chul-Lae Cho, Sung-Kwan Paek","doi":"10.1109/IEMT.2003.1225874","DOIUrl":null,"url":null,"abstract":"For the development of semiconductor package, size reduction and high performance are driving forces. As increasing hand held products and green round issue, all package companies are interesting in study of package using lead free solder. As the today's package trend, many kinds of flip chip packages are developed using lead free solder. In most of flip chip packages, lead free solder or Au has been employed mainly as wafer bump, and Sn or Ag plated leadframe based on copper as a substrate. Solder as an interconnection material has been adopted. This study describes the performance of low cost, non-solder and green round package using flip chip interconnection technology on a Pd pre-plated leadframe (Pd PPF). The conventional leadframe couldn't be heated over 270 because of copper peel off. Although Pd-PPF could be workable in higher temperature than other type Cu leadframes, Conventional Pd-PPF showed that the poor thermal resistance for flip chip bonding process at high temperature. Therefore, in this study, newly developed a high quality and ultra thin Pd-PPF (AuAg finished Pd PPF) could provide proper surface condition and soluble substances. This leadframe could be applied to flip chip interconnection in wide temperature range. In conception of low cost, the electroless Ni/Au bump was used for flip chip interconnection with AuAg finished Pd PPF. The shear force of direct-bonded package was 23.05 mgf//spl mu/m/sup 2/. We used thermal compression bonding method and bonding condition is as following: chip temperature 380 and leadframe 380. As leadframe temperature being increased, shear force of the package was very steeply increased. The interconnected layer between the bump and the pre-plated leadframe was composed of Ni/AuAg/Pd/Ni.","PeriodicalId":106415,"journal":{"name":"IEEE/CPMT/SEMI 28th International Electronics Manufacturing Technology Symposium, 2003. IEMT 2003.","volume":"19 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-07-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE/CPMT/SEMI 28th International Electronics Manufacturing Technology Symposium, 2003. IEMT 2003.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEMT.2003.1225874","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

For the development of semiconductor package, size reduction and high performance are driving forces. As increasing hand held products and green round issue, all package companies are interesting in study of package using lead free solder. As the today's package trend, many kinds of flip chip packages are developed using lead free solder. In most of flip chip packages, lead free solder or Au has been employed mainly as wafer bump, and Sn or Ag plated leadframe based on copper as a substrate. Solder as an interconnection material has been adopted. This study describes the performance of low cost, non-solder and green round package using flip chip interconnection technology on a Pd pre-plated leadframe (Pd PPF). The conventional leadframe couldn't be heated over 270 because of copper peel off. Although Pd-PPF could be workable in higher temperature than other type Cu leadframes, Conventional Pd-PPF showed that the poor thermal resistance for flip chip bonding process at high temperature. Therefore, in this study, newly developed a high quality and ultra thin Pd-PPF (AuAg finished Pd PPF) could provide proper surface condition and soluble substances. This leadframe could be applied to flip chip interconnection in wide temperature range. In conception of low cost, the electroless Ni/Au bump was used for flip chip interconnection with AuAg finished Pd PPF. The shear force of direct-bonded package was 23.05 mgf//spl mu/m/sup 2/. We used thermal compression bonding method and bonding condition is as following: chip temperature 380 and leadframe 380. As leadframe temperature being increased, shear force of the package was very steeply increased. The interconnected layer between the bump and the pre-plated leadframe was composed of Ni/AuAg/Pd/Ni.
采用超薄Pd PPF的无焊料、低成本、高性能倒装QFN封装研究
小型化和高性能是半导体封装发展的动力。随着手持式产品的增多和绿色环保问题的出现,各封装企业都对无铅焊料封装的研究产生了浓厚的兴趣。随着当今封装的发展趋势,许多种类的倒装芯片封装都采用无铅焊料。在大多数倒装芯片封装中,无铅焊料或Au主要用作晶圆凸点,而镀锡或镀银的引线框架则以铜为衬底。采用焊料作为互连材料。本研究描述了在Pd预镀引线框架(Pd PPF)上使用倒装芯片互连技术实现低成本、无焊料和绿色圆形封装的性能。传统的引线框架不能加热超过270度,因为铜会脱落。虽然Pd-PPF可以在更高的温度下工作,但传统的Pd-PPF在高温下表现出较差的热阻。因此,在本研究中,新开发的高质量超薄Pd-PPF (AuAg finished Pd-PPF)可以提供合适的表面条件和可溶物质。该引线框架可用于宽温度范围内的倒装芯片互连。从低成本的角度出发,采用化学镀镍/金凸包与镀银Pd PPF进行倒装互连。直接粘结包装的剪切力为23.05 mgf// sp1 mu/m/sup 2/。我们采用热压缩粘接方法,粘接条件为:芯片温度380,引线架380。随着引线框温度的升高,封装的剪切力急剧增大。凸起与预镀引线框架之间的互连层由Ni/AuAg/Pd/Ni组成。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信