Signal isolation in BiCMOS mixed mode integrated circuits

K. Joardar
{"title":"Signal isolation in BiCMOS mixed mode integrated circuits","authors":"K. Joardar","doi":"10.1109/BIPOL.1995.493892","DOIUrl":null,"url":null,"abstract":"Comparing several cross-talk reduction schemes using two-dimensional device simulation and measurements on silicon has shown that while SOI based processes provide high isolation from cross-talk, fully junction isolated wells can provide equal or better cross-talk immunity at a lesser expense. Simple guard ring substrate contacts appear to be the technique best suited for preventing cross-talk at high operating frequencies. A lumped parameter equivalent circuit has also been developed to simulate fully junction isolated wells in SPICE.","PeriodicalId":230944,"journal":{"name":"Proceedings of Bipolar/Bicmos Circuits and Technology Meeting","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-10-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"35","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of Bipolar/Bicmos Circuits and Technology Meeting","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/BIPOL.1995.493892","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 35

Abstract

Comparing several cross-talk reduction schemes using two-dimensional device simulation and measurements on silicon has shown that while SOI based processes provide high isolation from cross-talk, fully junction isolated wells can provide equal or better cross-talk immunity at a lesser expense. Simple guard ring substrate contacts appear to be the technique best suited for preventing cross-talk at high operating frequencies. A lumped parameter equivalent circuit has also been developed to simulate fully junction isolated wells in SPICE.
BiCMOS混合模式集成电路中的信号隔离
利用二维器件模拟和硅上的测量比较了几种串扰抑制方案,结果表明,基于SOI的工艺可以提供高的串扰隔离,而全结隔离井可以以更低的成本提供相同或更好的串扰抗扰性。简单的保护环衬底触点似乎是最适合在高工作频率下防止串扰的技术。我们还开发了一个集总参数等效电路来模拟SPICE中的全结隔离井。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信