Evaluation of self-heating in SOI CMOS ULSI

D. Dallmann, K. Shenai
{"title":"Evaluation of self-heating in SOI CMOS ULSI","authors":"D. Dallmann, K. Shenai","doi":"10.1109/IRWS.1994.515832","DOIUrl":null,"url":null,"abstract":"SOI technology potentially offers numerous benefits over bulk silicon at deep submicron dimensions. However, the presence of a buried SiO/sub 2/ layer causes self-heating to occur which can impair device performance. The effects of self-heating on SOI MOSFET performance are examined as device dimensions are scaled from 1.0 /spl mu/m to 0.25 /spl mu/m. Results show severe self-heating under static conditions which has implications for IC reliability issues.","PeriodicalId":164872,"journal":{"name":"Proceedings of 1994 IEEE International Integrated Reliability Workshop (IRWS)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-10-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 1994 IEEE International Integrated Reliability Workshop (IRWS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IRWS.1994.515832","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

SOI technology potentially offers numerous benefits over bulk silicon at deep submicron dimensions. However, the presence of a buried SiO/sub 2/ layer causes self-heating to occur which can impair device performance. The effects of self-heating on SOI MOSFET performance are examined as device dimensions are scaled from 1.0 /spl mu/m to 0.25 /spl mu/m. Results show severe self-heating under static conditions which has implications for IC reliability issues.
SOI CMOS ULSI中自热特性的评价
在深亚微米尺寸上,SOI技术可能比大块硅具有许多优势。然而,埋入SiO/ sub2 /层的存在会导致自热,从而损害器件性能。当器件尺寸从1.0 /spl mu/m缩放到0.25 /spl mu/m时,研究了自热对SOI MOSFET性能的影响。结果表明,在静态条件下严重的自热对集成电路的可靠性问题有影响。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信