Evaluation of integrated circuit's design limits

Abstract

This paper presents an approach to evaluate the design limits of integrated circuits. The basis of that approach is a destructive evaluation performed on a small number of test items to measure their design limits. Results from applying it demonstrate that the approach can be quite effective for ALT experiments.