Advances in high density interconnect substrate and printed wiring board technology

Fuhan Liu, V. Sundaram, B. Wiedenman, R. Tummala
{"title":"Advances in high density interconnect substrate and printed wiring board technology","authors":"Fuhan Liu, V. Sundaram, B. Wiedenman, R. Tummala","doi":"10.1109/ICEPT.2005.1564730","DOIUrl":null,"url":null,"abstract":"The substrate or printed wiring board (PWB), as the largest component in electronic packages and systems, is performing an increasingly critical role in advanced packages, high performance electronic systems, and system-on-package (SOP). This paper reviews the advances of technologies of high density interconnect substrates and PWBs, and demonstrates technology developments of small and reliable microvia and stacked via that matches the high pin counts and fine pitch area array flip chip for needs of the year 2009. The paper also reviews breakthrough copper wiring density of line width and spaces less than 10 micron to route 4 rows in a 100 micron pitch. With this technology it is possible to realize the target of semiconductor roadmap by the year of 2009 to route 4,600 I/Os to the inner layers by designing 1+n+1 structure.","PeriodicalId":234537,"journal":{"name":"2005 6th International Conference on Electronic Packaging Technology","volume":"57 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-08-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2005 6th International Conference on Electronic Packaging Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICEPT.2005.1564730","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

Abstract

The substrate or printed wiring board (PWB), as the largest component in electronic packages and systems, is performing an increasingly critical role in advanced packages, high performance electronic systems, and system-on-package (SOP). This paper reviews the advances of technologies of high density interconnect substrates and PWBs, and demonstrates technology developments of small and reliable microvia and stacked via that matches the high pin counts and fine pitch area array flip chip for needs of the year 2009. The paper also reviews breakthrough copper wiring density of line width and spaces less than 10 micron to route 4 rows in a 100 micron pitch. With this technology it is possible to realize the target of semiconductor roadmap by the year of 2009 to route 4,600 I/Os to the inner layers by designing 1+n+1 structure.
高密度互连基板和印刷线路板技术的进展
基板或印刷线路板(PWB)作为电子封装和系统中最大的元件,在先进封装、高性能电子系统和系统级封装(SOP)中发挥着越来越重要的作用。本文回顾了高密度互连基板和pwb技术的进展,并展示了符合2009年高引脚数和细间距面积阵列倒装芯片需求的小而可靠的微孔和堆叠孔技术的发展。本文还回顾了突破线宽和空间小于10微米的铜线密度,在100微米间距内布线4排。利用该技术,通过设计1+n+1结构,可以实现到2009年半导体路线图的目标,将4600个I/ o路由到内层。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信