The analysis of silicon bipolar transistor scaling-down scheme for low noise and low power analog application

Abstract

A scheme for scaling-down of the silicon analog bipolar transistors has been investigated in detail in terms of power consumption, noise figure and associated power gain. There is an appropriate scaling approach for the analog bipolars.