A novel process for protecting wire bonds from sweep during molding

A. Hmiel, R. Wicen, S. Tang
{"title":"A novel process for protecting wire bonds from sweep during molding","authors":"A. Hmiel, R. Wicen, S. Tang","doi":"10.1109/IEMT.2002.1032775","DOIUrl":null,"url":null,"abstract":"Wire bonding remains the lowest cost and most flexible method for interconnection of semiconductors. A major factor limiting the density of this widely used interconnect technology is wire sweep during the molding processes. Design rules for wire length, wire diameter and bond pad pitch are in many cases constrained by the need to avoid sweep, potentially compromising manufacturers' ability to keep pace with industry roadmaps. For gold wire diameters of 25-30 /spl mu/m, the wire stiffness allows the molding process some latitude. As wire diameters shrink to fit the ball bonds on the periphery of smaller or more complex devices, the molding process has difficulty avoiding wire sweep. The wire encapsulation process described in this paper reduces sweep by as much as an order of magnitude for conventional as well as alternative designs, such as 3D packaging. This paper presents a process that protects the wires in such a way that wire sweep is not a constraint so that assemblers can continue to extend the capabilities of wire bonding. Two process methods are discussed, a batch method and an integrated wirebonder dispense and cure method. The reliability performance of packages made using these processes has been assessed and is reported. The encapsulated test vehicles have achieved JEDEC 3 preconditioning with 3/spl times/ reflow at 240/spl deg/C, temperature cycling and other accelerated life cycle reliability tests. Success at passing JEDEC level 3 and 260/spl deg/ has also been achieved.","PeriodicalId":340284,"journal":{"name":"27th Annual IEEE/SEMI International Electronics Manufacturing Technology Symposium","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-11-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"27th Annual IEEE/SEMI International Electronics Manufacturing Technology Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEMT.2002.1032775","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Wire bonding remains the lowest cost and most flexible method for interconnection of semiconductors. A major factor limiting the density of this widely used interconnect technology is wire sweep during the molding processes. Design rules for wire length, wire diameter and bond pad pitch are in many cases constrained by the need to avoid sweep, potentially compromising manufacturers' ability to keep pace with industry roadmaps. For gold wire diameters of 25-30 /spl mu/m, the wire stiffness allows the molding process some latitude. As wire diameters shrink to fit the ball bonds on the periphery of smaller or more complex devices, the molding process has difficulty avoiding wire sweep. The wire encapsulation process described in this paper reduces sweep by as much as an order of magnitude for conventional as well as alternative designs, such as 3D packaging. This paper presents a process that protects the wires in such a way that wire sweep is not a constraint so that assemblers can continue to extend the capabilities of wire bonding. Two process methods are discussed, a batch method and an integrated wirebonder dispense and cure method. The reliability performance of packages made using these processes has been assessed and is reported. The encapsulated test vehicles have achieved JEDEC 3 preconditioning with 3/spl times/ reflow at 240/spl deg/C, temperature cycling and other accelerated life cycle reliability tests. Success at passing JEDEC level 3 and 260/spl deg/ has also been achieved.
一种保护线键在成型过程中不受波及的新工艺
线键合是半导体互连中成本最低、最灵活的方法。限制这种广泛使用的互连技术的密度的一个主要因素是在成型过程中的线扫。在许多情况下,电线长度、电线直径和键垫间距的设计规则都受到避免波及的限制,这可能会影响制造商跟上行业发展路线图的能力。对于直径为25-30 /spl mu/m的金丝,线材刚度允许成型工艺有一定的自由度。当线径缩小以适应更小或更复杂的设备外围的球键时,成型过程很难避免线扫。本文中描述的电线封装工艺减少了传统以及替代设计(如3D封装)的一个数量级的扫描。本文提出了一种保护导线的工艺,使导线扫描不受限制,从而使装配者可以继续扩展导线粘合的能力。讨论了两种工艺方法,一种是批量法,另一种是集成焊丝机点胶固化法。使用这些工艺制造的包装的可靠性性能已经进行了评估和报告。封装试验车实现了JEDEC 3在240/spl℃下3/spl次/回流预处理、温度循环等加速寿命周期可靠性试验。成功通过JEDEC 3级和260/spl度/。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信