BGA packaged IC sample preparing for electrical failure analysis

Abstract

As far as CMOS technology in nanometer-scale and metal layers increasing, failure analysis (FA) on packaged semiconductor device is typically from backside. This paper is to introduce some alternative backside sample preparation methods on ball grid array (BGA) packaged device, according to the circuit board configuration, failure types, analysis types as well as equipment requirement.