Manufacture and ultra-high frequency performance of an LCP-based, Z-interconnect, flip-chip package

M. Rowlands, R. Das
{"title":"Manufacture and ultra-high frequency performance of an LCP-based, Z-interconnect, flip-chip package","authors":"M. Rowlands, R. Das","doi":"10.1109/ECTC.2008.4550153","DOIUrl":null,"url":null,"abstract":"We have designed and built a LCP-based flip-chip package using Z-interconnect building blocks for reliability and electrical performance. Manufacturing a Z-interconnect substrate involves building mini-substrates (sub-composites) of 2 or 3 layers each, then assembling several mini-substrates together to make the finished product. \"Z-interconnect\" is used to connect metal layers vertically, using a conductive adhesive. Z-axis interconnection was achieved using joining cores. Through holes in the joining cores, formed by laser drilling and having diameters 60 microns, were filled with an optimized, electrically conductive adhesive. The adhesive- filled joining cores were laminated with circuitized sub- composites to produce a composite structure. High temperature lamination was used to cure the adhesive in the composite and provide Z-interconnection among the circuitized sub-composites. Designing and manufacturing the mini-substrates separately makes it possible to reliably manufacture substrates with no via stubs, very low-loss materials, nearly arbitrary transmission line structures and lots of flexibility to tune features to reduce signal loss. Here we are using 5 sub-composites with 16 metal layers , including 3 0S2P joining cores, 2 2S2P signals cores, plated copper on top and bottom and embedded resistance on layer 7. Each sub-composite (0S2P/2S2P) made with high and low melting point LCP. There was no de-lamination of conductive adhesive filled LCP samples after pressure cooker test (PCT), and solder shock. Evaluation criteria for the test vehicle will include its ability to perform as a reliable, manufacturable, high-performance substrate. Results will be compared to typical ceramic and PTFE chip packages and the improvements over ceramic will be noted.","PeriodicalId":378788,"journal":{"name":"2008 58th Electronic Components and Technology Conference","volume":"60 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-05-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 58th Electronic Components and Technology Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECTC.2008.4550153","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

We have designed and built a LCP-based flip-chip package using Z-interconnect building blocks for reliability and electrical performance. Manufacturing a Z-interconnect substrate involves building mini-substrates (sub-composites) of 2 or 3 layers each, then assembling several mini-substrates together to make the finished product. "Z-interconnect" is used to connect metal layers vertically, using a conductive adhesive. Z-axis interconnection was achieved using joining cores. Through holes in the joining cores, formed by laser drilling and having diameters 60 microns, were filled with an optimized, electrically conductive adhesive. The adhesive- filled joining cores were laminated with circuitized sub- composites to produce a composite structure. High temperature lamination was used to cure the adhesive in the composite and provide Z-interconnection among the circuitized sub-composites. Designing and manufacturing the mini-substrates separately makes it possible to reliably manufacture substrates with no via stubs, very low-loss materials, nearly arbitrary transmission line structures and lots of flexibility to tune features to reduce signal loss. Here we are using 5 sub-composites with 16 metal layers , including 3 0S2P joining cores, 2 2S2P signals cores, plated copper on top and bottom and embedded resistance on layer 7. Each sub-composite (0S2P/2S2P) made with high and low melting point LCP. There was no de-lamination of conductive adhesive filled LCP samples after pressure cooker test (PCT), and solder shock. Evaluation criteria for the test vehicle will include its ability to perform as a reliable, manufacturable, high-performance substrate. Results will be compared to typical ceramic and PTFE chip packages and the improvements over ceramic will be noted.
基于lcp的z互连倒装芯片封装的制造及其超高频性能
我们设计并构建了一个基于lcp的倒装芯片封装,使用z -互连构建块来提高可靠性和电气性能。制造z -互连基板涉及构建每个2或3层的微型基板(亚复合材料),然后将几个微型基板组装在一起以制造成品。“Z-interconnect”是用来垂直连接金属层,使用导电粘合剂。通过连接芯实现z轴互连。连接芯上的通孔由激光钻孔形成,直径为60微米,填充了一种优化的导电粘合剂。将胶粘剂填充的连接芯与电路化的亚复合材料进行层合,形成复合结构。采用高温层压技术固化复合材料中的胶粘剂,并使各导电亚复合材料之间实现z形互连。单独设计和制造微型基板可以可靠地制造无通孔存根的基板,非常低损耗的材料,几乎任意的传输线结构和大量的灵活性来调整特征,以减少信号损失。在这里,我们使用了5个子复合材料,共16层金属,包括3个0S2P连接芯,2个2S2P信号芯,顶部和底部镀铜,第7层嵌入电阻。各亚复合材料(0S2P/2S2P)采用高熔点和低熔点LCP制成。在高压锅试验(PCT)后,填充导电胶的LCP样品无脱层现象,且无焊料冲击。测试车辆的评估标准将包括其作为可靠、可制造、高性能基板的性能。结果将比较典型的陶瓷和聚四氟乙烯芯片封装和改进陶瓷将被注意到。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信