A test system architecture to reduce transmission line effects during high speed testing

Abstract

Testing high speed CMOS devices in a "non-terminated" transmission line environment can result in significant timing errors due to signal reflections. These errors can be substantially reduced with a test system designed to minimize the distance between device outputs and tester comparator inputs.