Automatic failure analysis system for high density DRAM

Abstract

In this paper, the automatic failure analysis method based on the random bit failure causing the major yield drop in DRAM and the analysis system named "SEC FAILURE ANALYSIS SYSTEM" are discussed. This system is developed for the accurate and rapid electrical analysis of the failure in a statistical manner in order to make a quick feedback to the manufacturing process.