Power delivery design for 800MHz DDR2 memory systems in low-cost wire-bond packages

Abstract

This paper describes the challenges in designing supply networks of high-speed interface systems in low-cost wire-bond packages. It introduces a set of figure-of-merits for the supply noise performance of interface systems. It then demonstrates how these parameters can be used to guide the design and verification of interface power distribution networks