Low cost 400 MHz source synchronous data links

Abstract

Design of low cost high speed interconnect is a challenge that faces system designers. A method for designing and modeling a 400 MHz CMOS system interconnect is discussed. Detailed measurements of signal quality and interconnect are presented.