Electrical characterization of through-wafer interconnects

T. E. Lawrence, S. M. Donovan, William B. Knowlton, J. Rush-Byers, Amy J. Moll
{"title":"Electrical characterization of through-wafer interconnects","authors":"T. E. Lawrence, S. M. Donovan, William B. Knowlton, J. Rush-Byers, Amy J. Moll","doi":"10.1109/WMED.2004.1297363","DOIUrl":null,"url":null,"abstract":"Through-wafer interconnects (TWI) allows 3-D chip stacking enabling integration of multiple chip functions (i.e. opto-electronic, analog or digital) with reduced power and space requirements. To date, non-destructive characterization techniques for determining interconnect integrity and reliability have not been developed. This work examines a specially modified electrical four-point probe for non-destructive characterization of TWI's. Technical challenges and measurement optimization methods are reported.","PeriodicalId":296968,"journal":{"name":"2004 IEEE Workshop on Microelectronics and Electron Devices","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-09-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2004 IEEE Workshop on Microelectronics and Electron Devices","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/WMED.2004.1297363","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

Abstract

Through-wafer interconnects (TWI) allows 3-D chip stacking enabling integration of multiple chip functions (i.e. opto-electronic, analog or digital) with reduced power and space requirements. To date, non-destructive characterization techniques for determining interconnect integrity and reliability have not been developed. This work examines a specially modified electrical four-point probe for non-destructive characterization of TWI's. Technical challenges and measurement optimization methods are reported.
晶圆互连的电学特性
通过晶圆互连(TWI)允许3-D芯片堆叠,从而实现多种芯片功能(即光电,模拟或数字)的集成,同时降低功耗和空间要求。迄今为止,用于确定互连完整性和可靠性的无损表征技术尚未发展起来。这项工作研究了一种特殊改良的电四点探头,用于TWI的无损表征。报告了技术挑战和测量优化方法。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信