Interconnect performance modeling for 3D integrated circuits with multiple Si layers

Abstract

Long interconnect RC delay is increasing rapidly with chip size, limiting chip performance. 3D device integration in multiple layers of Si promises to increase transistor packing density and reduce RC time delay through reducing chip size. This paper offers a quantitative approach to compare current technology chip performance to that of 3D ICs.