MBIST and statistical hypothesis test for time dependent dielectric breakdowns due to GOBD vs. BTDDB in an SRAM array

Woongrae Kim, Chang-Chih Chen, Soonyoung Cha, L. Milor
{"title":"MBIST and statistical hypothesis test for time dependent dielectric breakdowns due to GOBD vs. BTDDB in an SRAM array","authors":"Woongrae Kim, Chang-Chih Chen, Soonyoung Cha, L. Milor","doi":"10.1109/VTS.2015.7116289","DOIUrl":null,"url":null,"abstract":"In this paper we present Memory Built-In Self-Test (MBIST) diagnosis methodologies for failure analysis of time-dependent breakdown due to gate oxide breakdown (GOBD) and backend time-dependent dielectric breakdown (BTDDB) in an SRAM array. First, a Built-In Self-Test (BIST) system and algorithm detect the breakdown mechanisms and identify the locations of the faulty sites in SRAM cells. Then, probabilities of failure are estimated for BTDDB and GOBD by matching the observed failure rate from BIST and the expected failure distribution functions from system simulations under realistic use scenarios, with different simulated failure rates for BTDDB and GOBD.","PeriodicalId":187545,"journal":{"name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","volume":"55 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-04-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE 33rd VLSI Test Symposium (VTS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VTS.2015.7116289","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

In this paper we present Memory Built-In Self-Test (MBIST) diagnosis methodologies for failure analysis of time-dependent breakdown due to gate oxide breakdown (GOBD) and backend time-dependent dielectric breakdown (BTDDB) in an SRAM array. First, a Built-In Self-Test (BIST) system and algorithm detect the breakdown mechanisms and identify the locations of the faulty sites in SRAM cells. Then, probabilities of failure are estimated for BTDDB and GOBD by matching the observed failure rate from BIST and the expected failure distribution functions from system simulations under realistic use scenarios, with different simulated failure rates for BTDDB and GOBD.
SRAM阵列中由于GOBD与BTDDB引起的时间相关介电击穿的MBIST和统计假设检验
在本文中,我们提出了内存内置自检(MBIST)诊断方法,用于SRAM阵列中栅极氧化物击穿(GOBD)和后端时间相关介电击穿(BTDDB)的时间相关击穿故障分析。首先,内置自检(BIST)系统和算法检测故障机制并确定SRAM单元中故障位点的位置。然后,通过匹配BIST观测到的故障率和系统仿真得到的预期故障率分布函数,对BTDDB和GOBD在实际使用场景下的故障概率进行估计,BTDDB和GOBD的模拟故障率不同。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信