Investigation of residual stress effect during the anodic bonding process with different bondable materials for wafer level packaging design

Xiaodong Hu, Maozhou Meng, Manuel Baeuscher, U. Hansen, S. Maus, O. Gyenge, P. Mackowiak, B. Mukhopadhyay, N. Vokmer, O. Ehrmann, Klaus Dieter Lang, H. Ngo
{"title":"Investigation of residual stress effect during the anodic bonding process with different bondable materials for wafer level packaging design","authors":"Xiaodong Hu, Maozhou Meng, Manuel Baeuscher, U. Hansen, S. Maus, O. Gyenge, P. Mackowiak, B. Mukhopadhyay, N. Vokmer, O. Ehrmann, Klaus Dieter Lang, H. Ngo","doi":"10.1109/EPTC.2016.7861498","DOIUrl":null,"url":null,"abstract":"The anodic bonding technology is a well-established industrial technique, which has been reported to account for the mainstream packaging methods in Micro-Electro-Mechanical-Systems (MEMS) devices, such as hermetic sealing, encapsulation, and wafer level packaging. It is widely recognized that the CTEs of many bondable materials are temperature dependent. The residual stress is induced between the bonding interface during the cooling process. This residual stress degrades the device's performance, e.g. its offset, linearity, sensitivity or dynamic behavior. Currently, the mainstream methods for improving anodic bonding performance focus on reducing the bonding temperature, using a thinner glass layer, or using materials with optimized CTE (similar to silicon over a wide temperature range) to reduce the residual stress. As we understand[1], decreasing the bonding temperature reduces the bond quality. In this work, the residual stress is investigated by using the classical lamination theory (CLT) and experiments. The experimental observation showed a good agreement with the CLT calculation method. The study illustrates an efficient methodology to estimate the residual stress in an anodically bonded pair which leads to some suggestions to optimize the design of wafer level packaging.","PeriodicalId":136525,"journal":{"name":"2016 IEEE 18th Electronics Packaging Technology Conference (EPTC)","volume":"5 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE 18th Electronics Packaging Technology Conference (EPTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EPTC.2016.7861498","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

The anodic bonding technology is a well-established industrial technique, which has been reported to account for the mainstream packaging methods in Micro-Electro-Mechanical-Systems (MEMS) devices, such as hermetic sealing, encapsulation, and wafer level packaging. It is widely recognized that the CTEs of many bondable materials are temperature dependent. The residual stress is induced between the bonding interface during the cooling process. This residual stress degrades the device's performance, e.g. its offset, linearity, sensitivity or dynamic behavior. Currently, the mainstream methods for improving anodic bonding performance focus on reducing the bonding temperature, using a thinner glass layer, or using materials with optimized CTE (similar to silicon over a wide temperature range) to reduce the residual stress. As we understand[1], decreasing the bonding temperature reduces the bond quality. In this work, the residual stress is investigated by using the classical lamination theory (CLT) and experiments. The experimental observation showed a good agreement with the CLT calculation method. The study illustrates an efficient methodology to estimate the residual stress in an anodically bonded pair which leads to some suggestions to optimize the design of wafer level packaging.
晶圆级封装设计中不同可粘合材料阳极粘合过程中残余应力效应的研究
阳极键合技术是一种成熟的工业技术,据报道,它是微机电系统(MEMS)器件的主流封装方法,如密封、封装和晶圆级封装。人们普遍认为,许多可粘合材料的cte与温度有关。在冷却过程中,结合界面之间产生了残余应力。这种残余应力降低了器件的性能,例如其偏移量、线性度、灵敏度或动态行为。目前,提高阳极键合性能的主流方法集中在降低键合温度,使用更薄的玻璃层,或使用具有优化CTE的材料(在宽温度范围内类似于硅)来减少残余应力。正如我们所知[1],降低键合温度会降低键合质量。本文采用经典层合理论和实验方法研究了复合材料的残余应力。实验观测结果与CLT计算方法吻合较好。该研究说明了一种有效的方法来估计阳极键合对的残余应力,从而为晶圆级封装的优化设计提供了一些建议。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信