Mismatch drift: a reliability issue for analog MOS circuits

C. Michael, H. Wang, C. Teng, J. Shibley, L. Lewicki, C. Shyu, R. Lahri
{"title":"Mismatch drift: a reliability issue for analog MOS circuits","authors":"C. Michael, H. Wang, C. Teng, J. Shibley, L. Lewicki, C. Shyu, R. Lahri","doi":"10.1109/RELPHY.1992.187627","DOIUrl":null,"url":null,"abstract":"Mismatch drift is a major process reliability issue for analog and mixed-signal designs. Mismatch stability was examined for a 0.8- mu m CMOS process using a cascode current minor test circuit. After 1000-h burn-in at 125 degrees C under matched gate voltage stress, no drift in parameter matching was measured. However, for the same burn-in conditions with unmatched gate voltage stress, drifts in threshold voltage mismatch of 0.3 mV for n-channel and 2.4 mV for p-channel transistor pairs have been observed. This mismatch drift is larger for short-channel devices, indicating that the drift-causing phenomenon is greater at the drain/source edge.<<ETX>>","PeriodicalId":154383,"journal":{"name":"30th Annual Proceedings Reliability Physics 1992","volume":"27 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1992-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"16","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"30th Annual Proceedings Reliability Physics 1992","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RELPHY.1992.187627","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 16

Abstract

Mismatch drift is a major process reliability issue for analog and mixed-signal designs. Mismatch stability was examined for a 0.8- mu m CMOS process using a cascode current minor test circuit. After 1000-h burn-in at 125 degrees C under matched gate voltage stress, no drift in parameter matching was measured. However, for the same burn-in conditions with unmatched gate voltage stress, drifts in threshold voltage mismatch of 0.3 mV for n-channel and 2.4 mV for p-channel transistor pairs have been observed. This mismatch drift is larger for short-channel devices, indicating that the drift-causing phenomenon is greater at the drain/source edge.<>
失配漂移:模拟MOS电路的可靠性问题
失配漂移是模拟和混合信号设计过程可靠性的主要问题。采用级联码电流小测试电路对0.8 μ m CMOS工艺的失配稳定性进行了测试。在匹配的栅极电压应力下,125℃下1000 h的老化后,参数匹配无漂移。然而,在栅极电压应力不匹配的情况下,观察到n沟道晶体管对阈值电压失配漂移为0.3 mV, p沟道晶体管对阈值电压失配漂移为2.4 mV。对于短通道器件,这种不匹配漂移更大,表明在漏极/源极边缘引起漂移的现象更大。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信