Bipolar reliability optimization through surface compensation of the base profile

J. Burnett, C. Lage, J. Hayden
{"title":"Bipolar reliability optimization through surface compensation of the base profile","authors":"J. Burnett, C. Lage, J. Hayden","doi":"10.1109/RELPHY.1992.187632","DOIUrl":null,"url":null,"abstract":"Increased reliability of advanced bipolar devices was achieved by compensating the surface of the base doping profile with a shallow, low-dose arsenic implant. An order of magnitude increase in lifetime was obtained without a degradation in emitter coupled logic gate delay or f/sub T/, while a 100* improvement in lifetime was exhibited with approximately a 20% degradation in gate delay and f/sub T/. This technique is applicable to non-self-aligned as well as self-aligned bipolar devices.<<ETX>>","PeriodicalId":154383,"journal":{"name":"30th Annual Proceedings Reliability Physics 1992","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1992-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"30th Annual Proceedings Reliability Physics 1992","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RELPHY.1992.187632","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Increased reliability of advanced bipolar devices was achieved by compensating the surface of the base doping profile with a shallow, low-dose arsenic implant. An order of magnitude increase in lifetime was obtained without a degradation in emitter coupled logic gate delay or f/sub T/, while a 100* improvement in lifetime was exhibited with approximately a 20% degradation in gate delay and f/sub T/. This technique is applicable to non-self-aligned as well as self-aligned bipolar devices.<>
通过基廓面补偿优化双极可靠性
通过用浅的、低剂量的砷植入物补偿基底掺杂轮廓的表面,提高了先进双极器件的可靠性。在没有降低发射极耦合逻辑门延迟或f/sub T/的情况下,寿命提高了一个数量级,而在降低门延迟和f/sub T/的情况下,寿命提高了100倍。该技术既适用于非自对准双极器件,也适用于自对准双极器件。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信