Reliability testing of an lna with 0.18 /spl mu/m gate process

H. Jen, P. Ersland, C. Gil, Shiou Lung, G. Chu
{"title":"Reliability testing of an lna with 0.18 /spl mu/m gate process","authors":"H. Jen, P. Ersland, C. Gil, Shiou Lung, G. Chu","doi":"10.1109/ROCS.2005.201563","DOIUrl":null,"url":null,"abstract":"Devices manufactured using a short gate length (0. 18um) pHEMTprocess can achieve very low noisefigure at highfreqzency. This process is targetedfor a variety ofcommercial and military applications. Process reliability tests including ESD, DPA, HTOL, HAST, and TC were performed on a test vehicle with 500pm gate peripheryfrom this process. Results are presentedfor each ofthese tests. Of the early engineering wafers tested (from separate lots), the wafer with in specification PCM data passed HTOL with Mean-Time-To-Failure of 1.42x106 hours and an activation energy of 1.08eV. Reliability test results correlated very well with the process control monitor (PCM) data used to determine whether to accept or reject wafers.","PeriodicalId":345081,"journal":{"name":"[Reliability of Compound Semiconductors] ROCS Workshop, 2005.","volume":"30 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"[Reliability of Compound Semiconductors] ROCS Workshop, 2005.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ROCS.2005.201563","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Devices manufactured using a short gate length (0. 18um) pHEMTprocess can achieve very low noisefigure at highfreqzency. This process is targetedfor a variety ofcommercial and military applications. Process reliability tests including ESD, DPA, HTOL, HAST, and TC were performed on a test vehicle with 500pm gate peripheryfrom this process. Results are presentedfor each ofthese tests. Of the early engineering wafers tested (from separate lots), the wafer with in specification PCM data passed HTOL with Mean-Time-To-Failure of 1.42x106 hours and an activation energy of 1.08eV. Reliability test results correlated very well with the process control monitor (PCM) data used to determine whether to accept or reject wafers.
0.18 /spl mu/m栅极工艺的lna可靠性试验
使用短栅极长度(0。18um) phemt工艺可以在高频下实现非常低的噪声系数。这一过程的目标是各种商业和军事应用。工艺可靠性测试包括ESD、DPA、HTOL、HAST和TC,测试车辆采用该工艺的500pm栅极外设。本文给出了这些测试的结果。在早期的工程晶圆测试中(来自不同批次),具有规格PCM数据的晶圆通过了HTOL,平均故障时间为1.42 × 106小时,活化能为1.08eV。可靠性测试结果与用于决定是否接受或拒绝晶圆片的过程控制监视器(PCM)数据非常相关。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信